Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2000-01-26
2003-12-02
Fourson, George (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S629000, C438S643000, C438S653000, C438S658000, C438S681000
Reexamination Certificate
active
06656831
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to the metallization of apertures to form void-free interconnections, including contacts or vias in high aspect ratio sub-half micron applications. More particularly, the present invention relates to a new metal nitride deposition process and apparatus.
2. Background of the Related Art
Sub-half micron multilevel metallization is one of the key technologies for the next generation of very large scale integration (“VLSI”). The multilevel interconnections that lie at the heart of the technology require planarization of high aspect ratio apertures, including contacts, vias, lines, or other features. Reliable formation of these interconnects is very important to the success of VLSI and to the continued effort to increase circuit density and quality of individual substrates and dies.
Physical vapor deposition (“PVD”) of aluminum (Al) or copper (Cu) is a common method to fill apertures. However, a problem with the PVD Al layer is the formation of voids which occur through a key hole process wherein the top portion of the via becomes sealed before the via has been entirely filled. As a consequence, as disclosed in U.S. Pat. No. 5,877,087 entitled “Low temperature integrated metallization process and apparatus” issued to Mosely et al. on Mar. 2, 1999 and as disclosed in its divisional United States patent application with an application Ser. No. 08/792,292 which are both incorporated herein by reference, a low temperature integrated metallization process has been developed to form void-free contacts or vias. The process comprises depositing a thin glue layer comprising a refractory metal. Possible glue layers include, but is not limited to, a titanium (Ti) and a titanium nitride (TiN) layer or a tantalum (Ta) and a tantalum nitride (TaN) layer. After the glue layer a conformal wetting layer of chemical vapor deposition (CVD) Al (or CVD Cu) is formed at low temperatures over the glue layer for the receipt of a layer of physical vapor deposition (“PVD”) Al (or PVD Cu) thereon. Then, a PVD Al (or PVD Cu) layer is deposited onto the previously formed CVD Al (or CVD Cu) layer at a temperature below that of the melting point temperature of Al (or Cu). This low temperature integrated metallization process results in a CVD/PVD Al (or Cu) layer that is substantially void-free.
However, a problem with this low temperature integrated metallization process is that high wiring resistance is found for features of dimensions less than 0.2 um. The high wiring resistance problem arises mainly with integrated circuit applications where sintering at 450° Celsius for 30 minutes is performed upon completion of all process steps to repair any damage to the capacitors. There are three major causes of the high wiring resistance problem. First, the Ti/TiN layer readily decomposes and interacts at elevated temperatures (e.g. at 450° Celsius) with an adjacent metal such as Al to form TiAl
x
. As a result of TiAl
x
formation on the sidewalls of apertures, the effective linewidth of the feature is reduced. Second, the TiN layer formed by metallo-organic chemical vapor deposition usually contains certain levels of impurities. At elevated temperatures, the impurities easily diffuse into the adjacent metal, which results in high resistivity. Third, the chemical vapor deposition of TiN using metallo-organic precusors forms a relatively thick layer of TiN on the sidewalls of apertures. This effectively reduces the line width of metal lines, especially for very thin lines.
Therefore, there is a need for a metallization process for creating line features that are void-free, have low resistivity, and greater effective line width. More particularly, it would be desirable to have a low temperature process for filling such contacts and vias with a glue layer and a metal layer where the glue layer does not react with the metal layer to form impurities, has fewer impurities that diffuse into the metal layer, and has less sidewall coverage of apertures.
SUMMARY OF THE INVENTION
The present invention generally provides improved metallization of apertures to form continuous, void-free interconnections with reduced resistivity and greater effective line width, including contacts or vias in high aspect ratio sub-half micron applications. More particularly, the present invention provides a low temperature process for filling such apertures with a glue layer and a metal layer where the glue layer does not react with the metal layer to form impurities, has fewer impurities that diffuse into the metal layer, and has less sidewall coverage of the apertures.
In one aspect of the invention, a refractory metal layer is deposited onto a substrate having high aspect ratio contacts or vias formed thereon. Next, a plasma-enhanced CVD (PECVD) refractory metal nitride layer is deposited on the refractory metal layer. Then, a metal layer is deposited over the metal nitride layer. PECVD of the metal nitride layer comprises contacting a plasma of a metal precursor gas, a nitrogen-containing gas, and a hydrogen-containing gas with the substrate to form a metal nitride layer. The deposited metal nitride layer is preferably treated with nitrogen plasma to densify the metal nitride film. The present invention reduces the interaction between the metal nitride layer and the metal layer at high temperatures because the PECVD metal nitride layer releases less impurities and has better microstructure compared to a metal nitride layer deposited by MOCVD. In addition, the metal layer has a lower resistivity because of the improved metal nitride layer. The resulting metal layer is substantially void free, has reduced resistivity, and has greater effective line width.
The present invention further provides an apparatus for providing improved step coverage and planarization of metal layers. The apparatus comprises an integrated processing system that generally includes various chambers so that once the substrate is introduced into a vacuum environment, the metallization of the vias and contacts occurs without exposure to possible contaminants.
REFERENCES:
patent: 4420498 (1983-12-01), Hirose et al.
patent: 4951601 (1990-08-01), Maydan et al.
patent: 5186718 (1993-02-01), Tepman et al.
patent: 5207878 (1993-05-01), Shimo et al.
patent: 5250467 (1993-10-01), Somekh et al.
patent: 5279857 (1994-01-01), Eichman et al.
patent: 5300321 (1994-04-01), Nakano et al.
patent: 5312774 (1994-05-01), Nakamura et al.
patent: 5330793 (1994-07-01), Winter et al.
patent: 5391517 (1995-02-01), Gelatos et al.
patent: 5399379 (1995-03-01), Sandhu
patent: 5416045 (1995-05-01), Kauffman et al.
patent: 5420072 (1995-05-01), Fiordalice et al.
patent: 5496762 (1996-03-01), Sandhu et al.
patent: 5508066 (1996-04-01), Akahori
patent: 5514425 (1996-05-01), Ito et al.
patent: 5607776 (1997-03-01), Mueller et al.
patent: 5721021 (1998-02-01), Tobe et al.
patent: 5747116 (1998-05-01), Sharan et al.
patent: 5834068 (1998-11-01), Chern et al.
patent: 5846332 (1998-12-01), Zhao et al.
patent: 5877087 (1999-03-01), Mosely et al.
patent: 5956613 (1999-09-01), Zhao et al.
patent: 5970378 (1999-10-01), Shue et al.
patent: 5972179 (1999-10-01), Chittipeddi et al.
patent: 5993916 (1999-11-01), Zhao et al.
patent: 6013576 (2000-01-01), Oh et al.
patent: 6024269 (2000-02-01), Ho et al.
patent: 6051281 (2000-04-01), Kobayashi et al.
patent: 6063441 (2000-05-01), Koai et al.
patent: 6106625 (2000-08-01), Koai et al.
patent: 6136690 (2000-10-01), Li
patent: 6153519 (2000-11-01), Jain et al.
patent: 6214714 (2001-04-01), Wang et al.
patent: 6338880 (2002-01-01), Akram
patent: 6372643 (2002-04-01), Hill et al.
patent: 0 776 037 (1997-05-01), None
patent: 0 837 155 (1998-04-01), None
patent: 0 840 363 (1998-05-01), None
patent: 0 871 218 (1998-10-01), None
patent: 8337875 (1993-12-01), None
patent: 63-9925 (1998-01-01), None
patent: 11-288940 (1999-10-01), None
patent: WO-96/12048 (1996-04-01), None
patent: 99/63590 (1999-12-01), None
Hara et al., “Formation of Titanium Nitride Layers by the Nitridation of Titanium in High-
Guo Ted
Lee Wei Ti
Applied Materials Inc.
Estrada Michelle
Fourson George
Moser Patterson & Sheridan LLP
LandOfFree
Plasma-enhanced chemical vapor deposition of a metal nitride... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma-enhanced chemical vapor deposition of a metal nitride..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma-enhanced chemical vapor deposition of a metal nitride... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3141896