Semiconductor device manufacturing: process – With measuring or testing – Electrical characteristic sensed
Reexamination Certificate
2000-08-25
2003-02-25
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
With measuring or testing
Electrical characteristic sensed
Reexamination Certificate
active
06524873
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to the field of inspection and analysis of specimens and, more particularly, to defect inspection and analysis of semiconductor integrated circuits.
2. Description of the Prior Art
In the semiconductor integrated circuit (IC) industry, there is a continuing demand for higher circuit packing densities. This demand of increased packing densities has led the semiconductor industry to develop new materials and processes to achieve sub-micron device dimensions. Manufacturing IC's at such minute dimensions adds more complexity to circuits and the demand for improved methods to inspect integrated circuits in various stages of their manufacture is ever present.
Although inspection of such products at various stages of manufacture is very important and can significantly improve production yield and product reliability, the increased complexity of IC's increases the cost of such inspections, both in terms of expense and time. However, if a defect can be detected early in production, the cause of the defect can be determined and corrected before a significant number of defective IC's are manufactured.
In order to overcome the problems posed by defective IC's, IC manufacturers sometimes fabricate semiconductor defect test structures. Such defect test structures are dedicated to defect analysis. The defect test structures are fabricated such that they are sensitive to defects that occur in IC product, but are designed so that the presence of defects is more readily ascertained. Such defect test structures are often constructed on the same semiconductor substrate as the IC products.
One example of a defect test structure is found in the Copper CMP Test Mask Set designed at MIT. This test mask set is designed to quantify the dependence of the resulting copper line profile on parameters such as line pitch, line width and line aspect ratio. However, the MIT mask set is designed to be probed using conventional electrical testing in which current is passed through the device by contacting predefined pad of large area (approximately 100×100 &mgr;m
2
) with electrical probes, not by electron beam. As is well known in the art, defect detecting systems frequently utilize charged particle beams. In such systems, a charged particle beam, such as an electron beam, is irradiated on defect test structures. The interaction of the electron beam with features in the circuitry generates a number of signals in varying intensities, such as secondary electrons, back-scattered electrons, x-rays, etc. Typically, electron beam methods employ secondary electron signals for the well known “voltage contrast” technique for circuit defect detection.
The voltage contrast technique operates on the basis that potential differences in the various locations of a test structure under examination cause differences in secondary electron emission intensities. Thus, the potential state of the scanned area is acquired as a voltage contrast image such that a low potential portion of, for example, a wiring pattern might be displayed as bright (intensity of the secondary electron emission is high) and a high potential portion might be displayed as dark (lower intensity secondary electron emission). Alternatively, the system may be configured such that a low potential portion might be displayed as dark and a high potential portion might be displayed as bright.
A secondary electron detector is used to measure the intensity of the secondary electron emission that originates only at the path swept by the scanning electron beam. A defective portion can be identified from the potential state of the portion under inspection. In one form of inspection, the mismatched portion between the defective voltage contrast image and the defect free one reveals the defect location.
Thus, in such systems, the voltage contrast is simultaneously monitored for both defective and defect free circuits for each circuit manufactured. However, considering the density of IC's currently produced, the time necessary to scan voltage contrast data to perform comparisons is significant. The inspection and analysis of such circuits may take several days. Accordingly, more efficient voltage contrast inspection systems are desirable.
SUMMARY
The present invention includes a system for detecting defects in test structures. The system operates so as to provide efficient and effective testing of defects. It also includes novel test structures that provide for improved defect testing, as are described more fully below.
In one embodiment, a method for detecting electrical defects on test structures of a semiconductor die is disclosed. The semiconductor die includes a plurality of electrically isolated test structures and a plurality of non-electrically-isolated test structures. Voltages are established for the plurality of electrically-isolated test structures. These voltages are different than the voltages of the plurality of non-electrically-isolated test structures. A region of the semiconductor die is continuously inspected in a first direction thereby obtaining voltage contrast data indicative of whether there are defective test structures. The voltage contrast data is analyzed to determine whether there are one or more defective test structures.
In a specific implementation, the semiconductor die is inspected in a second direction to locate at least one defect that was detected during the inspection in the first direction. In another aspect, voltage contrast data obtained during the inspection in the first direction is compared to a database. In one embodiment, the database has expected voltage contrast images or signatures. In yet another embodiment, the voltage contrast data obtained in the inspection of the first direction is compared to a truth table. The truth table indicates which test structures are expected to appear dark and which are expected to appear light.
These and other features and advantages of the present invention will be presented in more detail in the following specification of the invention and the accompanying figures which illustrate by way of example the principles of the invention.
REFERENCES:
patent: 4644172 (1987-02-01), Sandland et al.
patent: 4902967 (1990-02-01), Flesner
patent: 5489852 (1996-02-01), Gomez
patent: 5502306 (1996-03-01), Meisburger et al.
patent: 5537669 (1996-07-01), Evans et al.
patent: 5578821 (1996-11-01), Meisberger
patent: 5665968 (1997-09-01), Meisburger et al.
patent: 5717204 (1998-02-01), Meisburger et al.
patent: 5804459 (1998-09-01), Bolam
patent: 5959459 (1999-09-01), Satya et al.
patent: 6021214 (2000-02-01), Evans et al.
patent: 6061814 (2000-05-01), Sugasawara
patent: 6091249 (2000-07-01), Talbot
patent: 6252412 (2001-06-01), Talbot et al.
patent: 6265232 (2001-07-01), Simmons
patent: 6292582 (2001-09-01), Lin et al.
patent: 6324298 (2001-11-01), O'Dell et al.
patent: 6344750 (2002-02-01), Lo
patent: 0 853 243 (1998-07-01), None
patent: 0 892 275 (1999-01-01), None
patent: WO 99/22310 (1999-05-01), None
patent: WO 99/22311 (1999-05-01), None
Tugbawa, et al, “Pattern And Process Dependencies In Copper Damascene Chemical Mechanical Polishing Processes,” Jun. 1998, VLSI Multilevel Interconnect conference (VMIC).
Park et al, “Multi-Level Pattern Effects In Copper CMP,” Oct. 1999, CMP Symposium Electrochemical Society Meeting.
Adler David L.
Richardson Neil
Satya Akella V. S.
Tsai Bin-Ming Benjamin
Walker David J.
Beyer Weaver & Thomas LLP.
KLA-Tencor
Niebling John F.
Olynick, Esq. Mary R.
Stevenson André C.
LandOfFree
Continuous movement scans of test structures on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Continuous movement scans of test structures on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Continuous movement scans of test structures on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3133060