Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-06-01
2002-12-03
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S305000, C438S303000, C438S595000
Reexamination Certificate
active
06489207
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to methods of fabricating semiconductor wafers. More particularly, the present invention relates to a method of forming a very shallow source-drain (S/D) extension while simultaneously doping a very narrow polysilicon gate. The present invention also includes the resulting semiconductor.
2. Related Art
Heretofore, demand for higher performance chips have driven Metal Oxide Semiconductor Field Effect Transistors (MOSFET) to shorter channel length for higher current. This high performance requires a shallow source-drain (S/D) extension and highly doped polysilicon gates completely through to the gate dielectric interface. However, as polysilicon width becomes narrower, with the aspect ratio close to 1, optimum doping of the polysilicon gate by conventional ion implantation after gate definition etching becomes very difficult.
As a result, there exists a need to have processes of fabrication in which highly doped polysilicon gates can be created with very shallow S/D extensions.
SUMMARY OF THE INVENTION
The present invention is a method of providing a layer (e.g., a substrate) including at least one polysilicon gate and at least one source/drain region; and simultaneously doping at least one gate stack and the source-drain regions. As a result, very shallow S/D extensions (i.e., less than 0.1&mgr;) can be created without extra lateral scattering of dopant while at the same time providing a narrow (i.e., less than 0.2&mgr;), highly doped polysilicon gate (i.e., greater than 10
19
atoms of dopant/cm
3
) completely through to the gate dielectric interface.
The present invention also includes the resulting semiconductor exhibiting the very shallow S/D extensions and the highly doped polysilicon gate through to the gate dielectric interface.
The foregoing and other features and advantages of the invention will be apparent from the following more particular description of preferred embodiments of the invention.
REFERENCES:
patent: 4566937 (1986-01-01), Pitts
patent: 4861729 (1989-08-01), Fuse et al.
patent: 4916090 (1990-04-01), Motai et al.
patent: 5146291 (1992-09-01), Watabe et al.
patent: 5561072 (1996-10-01), Saito
patent: 5569615 (1996-10-01), Yamazaki et al.
patent: 5599735 (1997-02-01), Moslehi
patent: 5770490 (1998-06-01), Frenette et al.
patent: 5994175 (1999-11-01), Gardner et al.
patent: 6159814 (2000-12-01), Gardner et al.
patent: 6287925 (2001-09-01), Yu
patent: 2-44717 (1990-02-01), None
patent: 2-66938 (1990-03-01), None
Wolf“Silicon Processing for the VLSI Era” vol. 1, pp. 264-265, 280-281, 325-327, 1986.
Ghandhi “VLSI Fabrication Principles”, pp. 160-163, 591-593, 1983.
Furukawa Toshiharu
Hakey Mark C.
Holmes Steven J.
Horak David V.
Chadurjian Mark F.
International Business Machines - Corporation
Le Thao P
Nelms David
Schmeiser Olsen & Watts
LandOfFree
Method of doping a gate and creating a very shallow... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of doping a gate and creating a very shallow..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of doping a gate and creating a very shallow... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2983265