Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2001-02-06
2002-02-26
Whitehead, Jr., Carl (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S199000, C438S275000, C438S634000, C438S738000
Reexamination Certificate
active
06350638
ABSTRACT:
TECHNICAL FIELD
This invention relates to methods of forming complementary type conductive regions on a substrate, and to methods of forming complementary type polysilicon field effect transistors on a substrate.
BACKGROUND OF THE INVENTION
In fabricating field effect transistors and other electronic devices, it is often desirable to have different (complementary) conductive material for different devices at approximately the same level within the substrate. For example, complementary field effect transistors utilize p-channel transistors in one location and n-channel transistors in another location. Conductively doped polysilicon is presently the material of choice for formation of gate electrodes for such transistors. P-channel devices optimally utilize p-type polysilicon for the gate electrodes, whereas n-channel device optimally utilize n-type polysilicon for the gate electrodes. This has required multiple maskings specifically dedicated for deposition or doping of the specific polysilicon type. Each masking step in semiconductor processing increases complexity, expense and corresponding risk of destruction of the wafer being processed. Mask step minimization is a typical, but sometimes elusive, goal in semiconductor wafer processing.
It would be desirable to develop methods for forming complementary-type polysilicon field effect transistors on a substrate which eliminates at least one mask step. Although the invention arose from this primary concern, the artisan will appreciate that the invention has applicability to methods of forming other different (complementary) conductive regions on a substrate. The invention is intended to only be limited by the accompanying claims appropriately interpreted in accordance with the Doctrine of Equivalents.
REFERENCES:
patent: 4555842 (1985-12-01), Levinstein et al.
patent: 4605447 (1986-08-01), Brotherton et al.
patent: 4637836 (1987-01-01), Flatley et al.
patent: 4871688 (1989-10-01), Lowrey
patent: 4966866 (1990-10-01), Mikata et al.
patent: 5132236 (1992-07-01), Doan
patent: 5162245 (1992-11-01), Favreau
patent: 5244835 (1993-09-01), Hachiya
patent: 5393233 (1995-02-01), Hong et al.
patent: 5466615 (1995-11-01), Tsai
patent: 5480830 (1996-01-01), Liao et al.
patent: 5534462 (1996-07-01), Fiordalice
patent: 5563093 (1996-10-01), Koda et al.
patent: 5573633 (1996-11-01), Gambino et al.
patent: 5604155 (1997-02-01), Wang
patent: 5654242 (1997-08-01), Komatsu
patent: 5736457 (1998-04-01), Zhao
patent: 5770490 (1998-06-01), Frenette
patent: 5926729 (1999-07-01), Tsai et al.
patent: 5930616 (1999-07-01), Dennison
patent: 5970331 (1999-10-01), Gardener et al.
patent: 6074902 (2000-06-01), Doan et al.
patent: 000263756 (1988-04-01), None
Dennison Charles H.
Doan Trung Tri
Jr. Carl Whitehead
Vockrodt Jeff
LandOfFree
Method of forming complementary type conductive regions on a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming complementary type conductive regions on a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming complementary type conductive regions on a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2969503