Multi-clock system-on-chip with universal clock control...

Details Multi-clock system-on-chip with universal clock control... Multi-clock system-on-chip with universal clock control...

2011-03-01

2011-03-01

Ton, David (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S744000

Reexamination Certificate

active

07900108

ABSTRACT:
A multi-clock system-on-chip (D) comprises i) a core (CE) comprising asynchronous clock domains provided for exchanging test data therebetween, ii) a clock generator unit (CGU) arranged for delivering primary clock signals (clk1-clko) for at least some of the clock domains, and iii) clock control modules (CCl-CCo), arranged respectively for defining the functional clock signals from the primary clock signals and from control signals (intended for setting the clock control modules (CCl) in a normal mode allowing test data transmission from the corresponding emitter clock domain to at least one receiver clock domain or a shift mode forbidding such a test data transmission). Each clock control module (CCl) is connected to a synchronization means (SM) arranged for switching it from the shift mode to the normal mode, and to a delay means (DM) arranged for putting back the emitter launch edge of a functional clock signal intended for the emitter clock domain when this clock control module (CCl) is set into the normal mode, in order this emitter launch edge be temporally located before each corresponding receiver capture edge of the clock signals intended for the receiver clock domains to which the emitter clock domain must transmit test data.

REFERENCES:
patent: 6131173 (2000-10-01), Meirlevede et al.
patent: 6604179 (2003-08-01), Volk et al.
patent: 6826100 (2004-11-01), Ellis et al.
patent: 6877123 (2005-04-01), Johnston et al.
patent: 6928494 (2005-08-01), Volk et al.
patent: 7240266 (2007-07-01), Farmer et al.
patent: 7793179 (2010-09-01), Sul
patent: 2003/0084390 (2003-05-01), Tamarapalli et al.
patent: 2005/0055615 (2005-03-01), Agashe et al.
patent: 2005/0283696 (2005-12-01), Warren et al.
patent: 2000081466 (1998-07-01), None
patent: 2004075250 (2004-09-01), None
patent: 2006064300 (2006-06-01), None
patent: 2006085276 (2006-08-01), None
Raychowdhury, A., et al; “A Novel Delay Fault Testing Methodology Using On-Chip Low-Overhead Delay Measurement Hardware at Strategic Probe Points” Proceeding of the European Test Symposium; IEEE; 2005; 6 Pages.

Affiliated with

Also associated with

Rating

Multi-clock system-on-chip with universal clock control... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-clock system-on-chip with universal clock control..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-clock system-on-chip with universal clock control... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2653396