Static information storage and retrieval
Powering
Conservation of power
Inventor
active
Asynchronous circuit responsive to changes in logic level
CMOS integrated circuit protected from latch-up phenomenon
Memory circuit with improved power-down control
Memory device
Static memory including data buffer and latch circuits
No associations
LandOfFree
Yasuo Akatsuka does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Yasuo Akatsuka, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Yasuo Akatsuka will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-33658