Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Field plate electrode
Inventor
active
Checkerboarded high-voltage vertical transistor layout
Dual-gate resurf superjunction lateral DMOSFET
Electronic component and method of manufacturing same
Floating resurf LDMOSFET and method of manufacturing same
Gate metal routing for transistor with checkerboarded layout
No associations
LandOfFree
Vijay Parthasarathy does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Vijay Parthasarathy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Vijay Parthasarathy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-1341905