4. Active solid-state devices (e.g., transistors, solid-state diode
  5. Integrated circuit structure with electrically isolated...
  6. Including dielectric isolation means

Suzanne Monsees

Inventor

Rate now
  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Inventor

active

Method of manufacturing a trench structure in a semiconductor su

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Sidewall profile

Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Trench isolation method

Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent

  [ 0.00 ] – not rated yet Voters 0   Comments 0

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Suzanne Monsees does not yet have a rating. At this time, there are no reviews or comments for this inventor.

If you have personal experience with Suzanne Monsees, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Suzanne Monsees will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-P-526292

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.

Canada

 Charities
 Companies
 MP Candidates
 Patents
 Employee Salary Disclosure

World

 Places of the World
 Scientific Papers

United States

 Banks
 Companies
 Counties
 Patents
 Employee Salary Disclosure