Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Patent
1997-11-24
1999-08-17
Martin-Wallace, Valencia
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
257501, 257506, 257524, 438296, H01L 2900
Patent
active
059397659
ABSTRACT:
A shallow trench isolation structure and method for forming such structure. In one embodiment, the semiconductor device isolating structure of the present invention includes a trench formed into a semiconductor substrate. A cross-section of the trench has a first sidewall sloping inwardly towards the center of a substantially planar bottom surface, and a second sidewall sloping inwardly towards the center of the substantially planar bottom surface. Additionally, a cross section of the trench has a first rounded bottom trench corner at an interface of the first sidewall and the substantially planar bottom surface, and a second rounded bottom trench corner at an interface of the second sidewall and the substantially planar bottom surface. Furthermore, the trench of the present invention has a first rounded upper trench corner at the interface of the first sidewall and the top surface of the semiconductor substrate, and a second rounded upper trench corner at the interface of the second sidewall and the top surface of the semiconductor substrate. Thus, the trench of the present invention does not have micro-trenches formed into the bottom surface thereof. Additionally, the present invention does not have the sharp upper and bottom corners found in conventional trenches formed using a shallow trench isolation method. The present invention also provides a method to eliminate deleterious micromasking and spike formation.
REFERENCES:
patent: 4044454 (1977-08-01), Magdo
patent: 4729815 (1988-03-01), Leung
patent: 4857477 (1989-08-01), Kanamori
patent: 5470783 (1995-11-01), Chiu et al.
patent: 5683075 (1997-11-01), Gaul et al.
patent: 5731619 (1998-03-01), Subbanna et al.
patent: 5739580 (1998-04-01), Aronowitz et al.
Gabriel Calvin Todd
Monsees Suzanne
Zheng Jie
Martin-Wallace Valencia
VLSI Technology Inc.
LandOfFree
Sidewall profile does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sidewall profile, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sidewall profile will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-317183