Trench isolation method

Details Trench isolation method Trench isolation method

1997-01-16

1999-03-16

Fourson, George

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

438701, 438713, 438978, H01L 2176

Patent

active

058829822

ABSTRACT:
A shallow trench isolation structure and method for forming such structure. In one embodiment, the semiconductor device isolating structure of the present invention includes a trench formed into a semiconductor substrate. A cross-section of the trench has a first sidewall sloping inwardly towards the center of a substantially planar bottom surface, and a second sidewall sloping inwardly towards the center of the substantially planar bottom surface. Additionally, a cross section of the trench has a first rounded bottom trench corner at an interface of the first sidewall and the substantially planar bottom surface, and a second rounded bottom trench corner at an interface of the second sidewall and the substantially planar bottom surface. Furthermore, the trench of the present invention has a first rounded upper trench corner at the interface of the first sidewall and the top surface of the semiconductor substrate, and a second rounded upper trench corner at the interface of the second sidewall and the top surface of the semiconductor substrate. Thus, the trench of the present invention does not have micro-trenches formed into the bottom surface thereof Additionally, the present invention does not have the sharp upper and bottom comers found in conventional trenches formed using a shallow trench isolation method. The present invention also provides a method to eliminate deleterious micromasking and spike formation.

REFERENCES:
patent: 4475982 (1984-10-01), Lai et al.
patent: 4534826 (1985-08-01), Goth et al.
patent: 4639288 (1987-01-01), Price et al.
patent: 4729815 (1988-03-01), Leung
patent: 4916511 (1990-04-01), Douglas
patent: 5182234 (1993-01-01), Meyer
patent: 5334281 (1994-08-01), Doerre et al.
patent: 5522966 (1996-06-01), Komura et al.
patent: 5545290 (1996-08-01), Douglas
patent: 5665203 (1997-09-01), Lee et al.
patent: 5674782 (1997-10-01), Lee et al.
Zhao, G., et al, "Silicon Shallow Trench Etch Using HBr/Cl2/He-O2 Chemistry", Proceedings of the Eleventh Int'l Symp. on Plasma Processing, pp. 410-415 May 1996.
Wolf, S., "Silicon Processing for the VLSI Era: vol. 2, Process Integration", Lattice Press, pp. 51-56 1990.
W. H. Juan et al., "Control of Etch Profile for Fabrication of Si Microsensors", May/June. 1996, J. Vac. Sci Technolog. A 14(3), pp. 1189-1193.
K. Blumenstock, "Shallow Trench Isolation for Ultra-Large-Scale Integrated Devices", Jan./Feb. 1994, J. Vac. Sci Technolog. B 12(1), pp. 54-58.
T. Syau et al., "Reactive Ion Etching of Silicon Trenches Using SF.sub.6 O.sub.2 Gas Mixtures" Oct. 1991, J. Electrochem. Sco., 138 (10), pp. 3076-3080.
H. Crazzolara et al., "Profile Control Possibilities for a Trench Etch Process Based on Chlorine Chemestry", Feb. 1990, J. Electrochem. Sco., 137 (2) pp. 708-7012.
R. N. Carlile et al., "Trench Etches in Silicon With Controllable Sidewall Angels" Aug. 1988, J. Electrochem. Soc., 135 (8), pp. 2058-2064.

Affiliated with

Also associated with

Rating

Trench isolation method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Trench isolation method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Trench isolation method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-817202