Method of manufacturing a trench structure in a semiconductor su

Details Method of manufacturing a trench structure in a semiconductor su Method of manufacturing a trench structure in a semiconductor su

1998-03-25

2000-08-22

Fourson, George

Semiconductor device manufacturing: process

Formation of electrically isolated lateral semiconductive...

Grooved and refilled with deposited dielectric material

438701, H01L 21762, H01L 21306

Patent

active

061071587

ABSTRACT:
A shallow trench isolation structure and method for forming such structure. In one embodiment, the semiconductor device isolating structure of the present invention includes a trench formed into a semiconductor substrate. A cross-section of the trench has a first sidewall sloping inwardly towards the center of a substantially planar bottom surface, and a second sidewall sloping inwardly towards the center of the substantially planar bottom surface. Additionally, a cross section of the trench has a first rounded bottom trench corner at an interface of the first sidewall and the substantially planar bottom surface, and a second rounded bottom trench corner at an interface of the second sidewall and the substantially planar bottom surface. Furthermore, the trench of the present invention has a first rounded upper trench corner at the interface of the first sidewall and the top surface of the semiconductor substrate, and a second rounded upper trench corner at the interface of the second sidewall and the top surface of the semiconductor substrate. Thus, the trench of the present invention does not have micro-trenches formed into the bottom surface thereof. Additionally, the present invention does not have the sharp upper and bottom corners found in conventional trenches formed using a shallow trench isolation method. The present invention also provides a method to eliminate deleterious micromasking and spike formation.

REFERENCES:
patent: 5334281 (1994-08-01), Doerre et al.
patent: 5522966 (1996-06-01), Komura et al.
patent: 5665203 (1997-09-01), Lee et al.
patent: 5674782 (1997-10-01), Lee et al.
patent: 5882982 (1999-03-01), Zheng et al.

Affiliated with

Also associated with

Rating

Method of manufacturing a trench structure in a semiconductor su does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a trench structure in a semiconductor su, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a trench structure in a semiconductor su will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-580399