Electronic digital logic circuitry
Interface
Logic level shifting
Inventor
active
AGP/DDR interfaces for full swing and reduced swing (SSTL) signa
High DC current stagger power/ground pad
Mixed voltage, multi-rail, high drive, low noise, adjustable sle
Output buffer circuit and method that compensate for operating c
Single rail domino logic for four-phase clocking scheme
No associations
LandOfFree
Nalini Ranjan does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Nalini Ranjan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Nalini Ranjan will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-738308