Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates – Field-effect transistor
Reexamination Certificate
1999-06-04
2001-07-24
Nelms, David (Department: 2818)
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
C326S095000, C326S121000
Reexamination Certificate
active
06265899
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to digital electronic circuits, and more particularly relates to domino logic circuits.
Modern integrated circuits are required to perform ever increasing tasks, and at ever increasing operating speeds. The requirement to increase operating speeds has often been met by increasing the clock speed at which a circuit operates. For example, while integrated circuit operation once occurred at clock speeds on the order of 10 to 50 MHz, clock speeds now are often significantly greater than 100 MHz, and in some cases are even on the order of 400 MHz or more.
Increasing clock speeds, however, is not the only method available to circuit designers to increase the speed at which circuit operations occur. Circuit designers have also implemented circuitry which operates in a staged manner, with each stage evaluating over only a portion of a clock cycle and subsequent stages evaluating over subsequent portions of the clock cycle. That is, circuit designers arrange logic operations in a sequential manner, with each logic cell in the sequence providing information to subsequent logic cells in the sequence. These logic cells are evaluated during only a portion of the clock cycle, with subsequent logic cells evaluated in subsequent portions of the clock cycle. These logic cells therefore operate in a domino manner, and are often referred to as domino logic cells. The use of domino logic circuits allows designers to increase the effective speed of logic components without resorting to increasing clock speed.
In order to allow logic cells to evaluate their inputs in less than an entire clock cycle logic cells are often precharged. Precharging the logic cell is accomplished by driving the logic cell either to a mid range or to a high state. Driving the logic cell to a mid-range state allows the logic cell to change state with only a slight change in voltage. Thus the logic cell is able to change state at a faster rate than otherwise would occur. More often, however, the outputs of logic cells are driven to a high state. This is because PMOS transistors generally have a relatively large rise time due to parasitic capacitances. Accordingly, logic cell operation response time may be increased by charging the output to a high level prior to evaluation of the logic cell.
In a single clock cycle, therefore, a logic cell must be precharged, and thereafter allowed to evaluate its inputs. This is often accomplished by precharging the logic cell during one-half of a clock cycle, and allowing the logic cell to evaluate its inputs during the other half of the clock cycle. One constraint of such a methodology, however, is that the logic cell must evaluate and provide its outputs to a subsequent logic cell in one half of the clock cycle. Further, subsequent precharging of the logic cell during the first half of a subsequent clock cycle may modify the outputs of the logic cell. Accordingly, the logic cell should not begin precharging until after the subsequent logic cell has evaluated its inputs.
In order for domino logic circuits to meet such requirements, particularly when the circuits are also operating at high clock speeds, the derivation and use of additional signals based on the output of the logic cell should be kept to a minimum. One such additional signal is a complement of the output signal. Forming a complement of the output signal, using an inverter for example, poses several problems. The additional inverter used to form the output signal complement places a delay in a signal path of an input to the subsequent logic stage, thereby limiting the period in which the logic cell has to evaluate its inputs. Further, this delay effects only the complementary signal path (ignoring fan out related delays), and the output signal path does not include this delay. Accordingly, changes in the output signal during subsequent precharging are not delayed by the inverter in the signal path of the output complement signal. Thus, the period in which the subsequent logic cell may evaluate its input, starting from the time when the complementary output of the logic cell goes valid and ending at the time the effects of precharging propagate to the output signal of the logic cell, is reduced due to the use of the output signal complement.
Therefore, when use of an output signal complement is desired a dual rail, as opposed to signal rail, domino logic design is generally used. Single rail designs generally only have a single output per logic cell. Thus, a single rail design is monotonic in nature. In a dual rail design a first set of logic cells produces a set of signals, and a second set, or rail, of logic cells produces the complements of these signals. Dual rail designs, however, require significantly greater number of gates than a single rail design, resulting in increased chip layout space as well as increased power consumption.
The requirement for increased functionality of integrated circuits, thus, results in a need to decrease the area occupied by logic while also increasing the size of the integrated circuit as a whole. To the extent the need for increased functionality outstrips the ability to decrease gate size and increase chip die size, chip area is placed at a premium. The use of dual rail designs, therefore, impacts the ability of designers to provide increased functionality in integrated circuits.
SUMMARY OF THE INVENTION
Thus, the present invention provides a domino logic circuit providing both an output signal and a complement of the output signal. The present invention includes a logic circuit with a precharger. A logic circuit with a precharger includes a logic cell and a precharged circuit including multiple transistors. In another embodiment, the invention comprises a single rail domino logic circuit. The single rail domino logic circuit includes a plurality of logic cells providing information. The logic cells are arranged in a sequence from a first logic cell to a last logic cell, with each of the logic cells subsequent in the sequence providing information from a prior logic cell. Each of the logic cells has an associated precharged circuit, and each of the precharged circuits comprises a pair of transistors.
Many of the attendant features of this invention will be more readily appreciated as the same becomes better understood by reference to the following detailed description considered in connection with the accompanying drawings in which like reference symbols designate like parts throughout.
REFERENCES:
patent: 4700086 (1987-10-01), Ling et al.
patent: 4780626 (1988-10-01), Guerin et al.
patent: 4896057 (1990-01-01), Yang et al.
patent: 5015882 (1991-05-01), Houston et al.
patent: 5041742 (1991-08-01), Carbonaro
patent: 5121003 (1992-06-01), Williams
patent: 5146115 (1992-09-01), Benhamida
patent: 5208489 (1993-05-01), Houston
patent: 5208490 (1993-05-01), Yetter
patent: 5263173 (1993-11-01), Gleason
patent: 5343090 (1994-08-01), Proebsting
patent: 5369651 (1994-11-01), Mason
patent: 5402012 (1995-03-01), Thomas
patent: 5453708 (1995-09-01), Gupta et al.
patent: 5517136 (1996-05-01), Harris et al.
patent: 5541536 (1996-07-01), Rajivan
patent: 5550490 (1996-08-01), Durham et al.
patent: 5642061 (1997-06-01), Gorny
patent: 5661675 (1997-08-01), Chin et al.
patent: 5708374 (1998-01-01), Durham et al.
patent: 5712578 (1998-01-01), Conley
patent: 5796282 (1998-08-01), Sprague et al.
patent: 5825208 (1998-10-01), Levy et al.
patent: 5973514 (1999-10-01), Kuo et al.
patent: 6040716 (2000-03-01), Bosshart
patent: WO 98/29949 (1998-07-01), None
DAVID HARRIS, et al. “Skew-Tolerant Domino Circuits”, IEEE Journal of Solid States Circuits, vol. 32, No. 11 (Nov. 1997).
Abdel-Hafeez Saleh
Ranjan Nalini
Auduong Gene N.
Christie Parker & Hale LLP
Nelms David
S3 Incorporated
LandOfFree
Single rail domino logic for four-phase clocking scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Single rail domino logic for four-phase clocking scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Single rail domino logic for four-phase clocking scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2453583