Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
Field-effect transistor
Inventor
active
Low power clock buffer having a reduced, clocked, pull-down tran
Low power clock buffer with shared, clocked transistor
Low power clock buffer with shared, precharge transistor
Low power multiplexer with shared, clocked transistor
Reducing power consumption in a data storage device
No associations
LandOfFree
Jiann-Cherng James Lan does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jiann-Cherng James Lan, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jiann-Cherng James Lan will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-366668