Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
Inventor
active
CMOS silicide metal gate integration
CMOS silicide metal gate integration
CMOS silicide metal gate integration
Hybrid planar and finFET CMOS devices
Hybrid planar and FinFET CMOS devices
No associations
LandOfFree
Jakub T. Kedzierski does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Jakub T. Kedzierski, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Jakub T. Kedzierski will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2861802