Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Inventor
active
Design-For-testability planner
Distributed test compression for integrated circuits
Enabling verification of a minimal level sensitive timing...
Load sensitivity modeling in a minimal level sensitive...
Minimal level sensitive timing representative of a circuit path
No associations
LandOfFree
Brian Foutz does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Brian Foutz, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Brian Foutz will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2180458