Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
Inventor
active
Method for reducing wiring congestion in a VLSI chip design
Method, system, and computer program product for coupled...
Reducing coupling between wires of an electronic circuit
Structure for an integrated circuit design for reducing...
System and method for sign-off timing closure of a VLSI chip
No associations
LandOfFree
Adam P. Matheny does not yet have a rating. At this time, there are no reviews or comments for this inventor.
If you have personal experience with Adam P. Matheny, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Adam P. Matheny will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-P-2234566