Method of manufacturing a semiconductor device containing CMOS e

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438303, 438592, H01L 218238

Patent

active

06156592&

ABSTRACT:
In a CMOS-element-containing semiconductor device, the CMOS element comprises: a silicon substrate; an n-channel MOS element formed on the silicon substrate and including an n-type source/drain region, a gate oxide film and a gate electrode; a p-channel MOS element formed on the silicon substrate and including a p-type source/drain region, a gate oxide film and a gate electrode; and a gate wiring layer electrically interconnecting the gate electrode of the n-channel MOS element and the gate electrode of the p-channel MOS element with one another. The gate electrodes and/or the gate wiring layer include at least in part a metal silicide layer. The gate electrodes and the gate wiring layer contain at arbitrary region impurities consisting of a III group dopant and/or a V group dopant in a concentration of at most 3.times.10.sup.20 atoms cm.sup.-3.

REFERENCES:
patent: 3919008 (1975-11-01), Iwamatsu
patent: 4382827 (1983-05-01), Romano-Moran et al.
patent: 4445270 (1984-05-01), Hsu
patent: 4574467 (1986-03-01), Halfacre et al.
patent: 4812889 (1989-03-01), Kakumu
patent: 5019534 (1991-05-01), Tsai et al.
patent: 5036019 (1991-07-01), Yamane et al.
patent: 5130266 (1992-07-01), Huang et al.
patent: 5190888 (1993-03-01), Schwalke et al.
patent: 5218232 (1993-06-01), Yuzurihara et al.
patent: 5268323 (1993-12-01), Fischer et al.
patent: 5290713 (1994-03-01), Matsumoto
patent: 5304502 (1994-04-01), Hanagasaki
patent: 5354699 (1994-10-01), Ikeda et al.
patent: 5355010 (1994-10-01), Fujii et al.
Kato et al., "Gate Oxide Degradation by Anomalous Oxidation of Mosi.sub.2 on Polycrystalline Silicon Implanted with High Doses of Dopants", Oral Presentation--Dec. 11, 1993.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of manufacturing a semiconductor device containing CMOS e does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of manufacturing a semiconductor device containing CMOS e, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device containing CMOS e will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-960837

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.