Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-09-25
1998-03-17
Tsai, Jey
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438294, 438439, H01L 218238
Patent
active
057286140
ABSTRACT:
A process for reducing the severe topography in field oxide regions, via use of insulator spacers, on the sides of the field oxide region, has been developed. An insulator layer is first deposited on a field oxide region, and on the active device region, between the isolating field oxide regions. An anisotropic RIE procedure is next employed to create insulator spacers, on the sides of the field oxide regions. The insulator spacers reduce the severity of the field oxide regions, reducing the risk of polysilicon residuals and unwanted sidewalls, during the patterning process used to create the polysilicon gate structure.
REFERENCES:
patent: 4333964 (1982-06-01), Ghezzo
patent: 4374698 (1983-02-01), Sanders et al.
patent: 5374585 (1994-12-01), Smith et al.
patent: 5376230 (1994-12-01), Ito
patent: 5399520 (1995-03-01), Jang
patent: 5403770 (1995-04-01), Jang
patent: 5472905 (1995-12-01), Paek et al.
Ackerman Stephen B.
Chang Joni Y.
Saile George O.
Tsai Jey
Vanguard International Semiconductor Corporation
LandOfFree
Method to improve the topography of a field oxide region does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to improve the topography of a field oxide region, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to improve the topography of a field oxide region will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-957197