Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1996-08-05
1999-07-27
Booth, Richard A.
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438286, 438525, H01L 218247
Patent
active
059306297
ABSTRACT:
On a semiconductor substrate, a floating gate electrode composed of a first layer of polysilicon is disposed through a gate dielectric film, and the drain diffusion layer contacts with the floating gate electrode by self-alignment. The source diffusion layer is disposed to have an offset. The control gate electrode is formed through the ON film and second gate dielectric film on the floating gate electrode. The control gate electrode is formed to cover the offset region. The first gate dielectric film is formed entirely of the tunneling dielectric film at least in the region beneath the floating gate electrode. In such constitution, an electrically erasable and programmable semiconductor memory device small in cell area and excellent in matching with other process may be obtained.
REFERENCES:
patent: 4328565 (1982-05-01), Harai
patent: 4698787 (1987-10-01), Mukherjee et al.
patent: 4868629 (1989-09-01), Eitan
patent: 4894802 (1990-01-01), Hsia et al.
patent: 5019879 (1991-05-01), Chiu
patent: 5063172 (1991-11-01), Manley
patent: 5432106 (1995-07-01), Hong
patent: 5496747 (1996-03-01), Hong
Booth Richard A.
Matsushita Electronics Corporation
LandOfFree
Semiconductor memory device and method of manufacturing the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory device and method of manufacturing the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and method of manufacturing the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-891573