Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1995-09-18
1997-09-09
Breneman, R. Bruce
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438631, 438699, H01L 21465
Patent
active
056656572
ABSTRACT:
A method for forming a planarization SOG layer which eliminates voids in SOG layers in-between closely spaced conductive lines is provided. A first dielectric layer is formed over the spaced conductive lines thus forming voids or closed cavities in the first dielectric layer between the lines. The first dielectric layer is covered with a first spin-on-glass layer. The first spin-on-glass layer is anisotropically etched to a depth which exposes the voids and forms open hollows. Subsequently, a second spin-on-glass layer is formed over the remaining first spin-on-glass layer whereby the voids or open hollows are filled with the second spin-on-glass layer. The second spin-on-glass layer is etched to expose the first dielectric layer in the via hole areas. Subsequently, a second dielectric layer is deposited over the first and second spin-on-glass layers to complete the planarization. This process fills voids formed in the first dielectric layer and forms a smoother top surface. The process forms via holes that do not adjoin the SOG layers, thereby reducing the poison via problem.
REFERENCES:
patent: 4775550 (1988-10-01), Chu et al.
patent: 4826786 (1989-05-01), Merenda et al.
patent: 4894351 (1990-01-01), Batty
patent: 5204288 (1993-04-01), Marks et al.
patent: 5212114 (1993-05-01), Grewal et al.
patent: 5250472 (1993-10-01), Chen et al.
patent: 5296092 (1994-03-01), Kim
patent: 5308795 (1994-05-01), Hawley et al.
patent: 5331117 (1994-07-01), Bryant et al.
patent: 5371046 (1994-12-01), Liaw et al.
patent: 5382547 (1995-01-01), Sultan et al.
patent: 5393708 (1995-02-01), Hsia et al.
patent: 5472825 (1995-12-01), Sayka
patent: 5514624 (1996-05-01), Morozumi
Alanko Anita
Breneman R. Bruce
Saile George O.
Stoffel William J.
Taiwan Semiconductor Manufacturing Company Ltd
LandOfFree
Spin-on-glass partial etchback planarization process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Spin-on-glass partial etchback planarization process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Spin-on-glass partial etchback planarization process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-69621