Static information storage and retrieval – Read/write circuit – Precharge
Patent
1999-09-14
2000-08-22
Hoang, Huan
Static information storage and retrieval
Read/write circuit
Precharge
365207, 365154, G11C 700
Patent
active
061082562
ABSTRACT:
The present invention provides a precharge circuit for precharging bit lines coupled to a read sense amplifier and a RAM cell. The precharge circuit includes a set of precharge transistors, a first transistor, and a transistor pair. The set of precharge transistors is coupled to said bit lines for precharging said bit lines with one precharge transistor per bit line. The first transistor is coupled to turn on said set of precharge transistors when said RAM cell is not being read. The first transistor is operative to reduce the gate-to-source voltage V.sub.GS of said set of precharge transistors such that each of said precharge transistors output a reduced precharge voltage to the associated bit line. The transistor pair is coupled to said set of precharge transistors and is operative to switch said precharge transistors for reading said RAM cell. In this configuration, the RAM cell outputs a differential signal onto said bit lines when said precharge transistors are turned off. The read sense amplifier monitors said bit lines to detect said differential signal on said bit lines as a data bit.
REFERENCES:
patent: 5604704 (1997-02-01), Atsumo
Adaptec, Inc.
Hoang Huan
LandOfFree
NFET/PFET RAM precharge circuitry to minimize read sense amp ope does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with NFET/PFET RAM precharge circuitry to minimize read sense amp ope, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and NFET/PFET RAM precharge circuitry to minimize read sense amp ope will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-588683