Semiconductor device and method of forming compliant stress...

Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257SE21503

Reexamination Certificate

active

08034661

ABSTRACT:
A semiconductor device has a stress relief buffer mounted to a temporary substrate in locations designated for bump formation. The stress relief buffer can be a multi-layer composite material such as a first compliant layer, a silicon layer formed over the first compliant layer, and a second compliant layer formed over the silicon layer. A semiconductor die is also mounted to the temporary substrate. The stress relief buffer can be thinner than the semiconductor die. An encapsulant is deposited between the semiconductor die and stress relief buffer. The temporary substrate is removed. An interconnect structure is formed over the semiconductor die, encapsulant, and stress relief buffer. The interconnect structure is electrically connected to the semiconductor die. A stiffener layer can be formed over the stress relief buffer and encapsulant. A circuit layer containing active devices, passive devices, conductive layers, and dielectric layers can be formed within the stress relief buffer.

REFERENCES:
patent: 5250843 (1993-10-01), Eichelberger
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5841193 (1998-11-01), Eichelberger
patent: 7432601 (2008-10-01), Chen
patent: 7619901 (2009-11-01), Eichelberger et al.
patent: 7745260 (2010-06-01), Lo
patent: 2007/0278671 (2007-12-01), Fan
patent: 2008/0237855 (2008-10-01), Fan et al.
patent: 2009/0065927 (2009-03-01), Meyer
patent: 2009/0108440 (2009-04-01), Meyer et al.
patent: 2010/0035384 (2010-02-01), Eichelberger et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device and method of forming compliant stress... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device and method of forming compliant stress..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device and method of forming compliant stress... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4271980

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.