Integrated circuit for writing and reading registers...

Details Integrated circuit for writing and reading registers... Integrated circuit for writing and reading registers...

2008-04-25

2010-12-28

Gaffin, Jeffrey A (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S727000, C714S729000

Reexamination Certificate

active

07861129

ABSTRACT:
An integrated circuit on a semiconductor chip with a plurality of registers distributed across the semiconductor chip. The registers are writeable and readable. The integrated circuit comprises a central control block. The integrated circuit comprises a plurality of circuit units. The circuit unit includes a functional portion with a local clock controller and one or more of the registers. The circuit unit includes a satellite portion. The central control block and the satellite portions are serially connected together and form a scan chain, wherein the scan chain is formed as a ring.

REFERENCES:
patent: 2006/0277436 (2006-12-01), McGowan
patent: 2008/0126892 (2008-05-01), Dubey et al.

Affiliated with

Also associated with

Rating

Integrated circuit for writing and reading registers... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit for writing and reading registers..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit for writing and reading registers... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4198418