Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-11-09
2009-06-02
Tu, Christine T (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S700000, C713S503000
Reexamination Certificate
active
07543202
ABSTRACT:
A test apparatus that test a device under test includes a plurality of signal input/output units each of which has a signal output section and a signal input section that: firstly, adjusts each of the signal input/output units such that the phase difference between a time at which the signal output section outputs a signal and a time at which the signal input section inputs the signal is substantially the same as that of the other input/output units; next, detects, in the state that the plurality of signal input/output units are connected to each other, the amount of shift to shift the signal input timing in order to input the signal outputted by the first signal output section by the second signal input section and the amount of shift to shift the signal input timing in order to input the signal outputted by the second signal input section by the first signal input section; and then, adjusts such that the phases of the signal input/outputs between the first signal input/output unit and the second signal input/output unit are substantially equal to each other based on the those amount of shift.
REFERENCES:
patent: 6151356 (2000-11-01), Spagnoletti et al.
patent: 6225841 (2001-05-01), Taguchi et al.
patent: 6327678 (2001-12-01), Nagai et al.
patent: 7043959 (2006-05-01), Ibane et al.
patent: 7107815 (2006-09-01), Ibane et al.
patent: 7107816 (2006-09-01), Ibane et al.
patent: 7107817 (2006-09-01), Ibane et al.
patent: 7111490 (2006-09-01), Ibane et al.
patent: 7121132 (2006-10-01), Ibane et al.
patent: 7197682 (2007-03-01), Niijima
patent: 19915398 (1999-10-01), None
patent: 9-325174 (1997-12-01), None
patent: 11-287844 (1999-10-01), None
patent: 2000-199781 (2000-07-01), None
patent: WO-02/101404 (2002-12-01), None
Patent Abstracts of Japan, Publication No. 2000-199781, Publication Date: Jul. 18, 2000, 2 pages.
PCT International Search Report issued in International Application No. PCT/JP2006/324971 mailed on Mar. 20, 2007 and partial English translation thereof, 7 pages.
Matsubara Yasuo
Takasaki Manabu
Advantest Corporation
Osha • Liang LLP
Tu Christine T
LandOfFree
Test apparatus, adjustment apparatus, adjustment method and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Test apparatus, adjustment apparatus, adjustment method and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test apparatus, adjustment apparatus, adjustment method and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4112891