Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-04-18
2009-10-20
Coleman, W. David (Department: 2823)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257SE21431
Reexamination Certificate
active
07605042
ABSTRACT:
Semiconductor device structures, and methods for making such structures, are described that provide for fully-doped transistor source/drain regions while reducing or even avoiding boron penetration into the transistor channel, thereby improving the performance of the transistor. In addition, such a transistor may benefit from an SiGe layer that applies compressive stress to the transistor channel, thereby further improving the performance of the transistor.
REFERENCES:
patent: 5313075 (1994-05-01), Zhang et al.
patent: 5663570 (1997-09-01), Reedy et al.
patent: 5726459 (1998-03-01), Hsu et al.
patent: 5869359 (1999-02-01), Prabhakar
patent: 6051509 (2000-04-01), Tsuchiaki
patent: 6303450 (2001-10-01), Park et al.
patent: 6780686 (2004-08-01), Wei et al.
patent: 7138309 (2006-11-01), Lee et al.
patent: 506076 (2002-10-01), None
patent: 530385 (2003-05-01), None
patent: 546713 (2003-08-01), None
patent: 1225283 (2004-12-01), None
K. Mistry, et al., “Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology”, 2004 Symposium on VLSI Technology, pp. 50-51.
P.R. Chidambaram, B., et al., “35% Drive Current Improvement from Recessed-SiGe Drain Extensions on 37 nm Gate Length PMOS”, 2004 Symposium on VLSI Technology, Digest of Technical Papers, pp. 48-49.
T. Ghani, et al., “A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors”., IEDM Tech., Dig., pp. 978-980, 2003.
Taiwanese Office Action for TW095111288 dated Feb. 22, 2008 and English Translation.
Banner & Witcoff , Ltd.
Coleman W. David
Toshiba America Electronic Components Inc.
LandOfFree
SOI bottom pre-doping merged e-SiGe for poly height reduction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SOI bottom pre-doping merged e-SiGe for poly height reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI bottom pre-doping merged e-SiGe for poly height reduction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4080383