Method of creating core-tile-switch mapping architecture in...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07461361

ABSTRACT:
There are provided a method of creating an optimized core-tile-switch mapping architecture in an on-chip bus and a computer-readable recording medium for recording the method. The core-tile-switch mapping architecture creating method includes: creating a core communication graph representing the connection relationship between arbitrary cores; creating a Network-on-chip (NOC) architecture including a plurality of switches, a plurality of tiles, and a plurality of links interconnecting the plurality of switches; and mapping the cores to the tiles using a predetermined optimized mapping method to thereby create the optimized core-tile-switch mapping architecture. The optimized mapping method includes first, second, and third calculating steps. According to the optimized core-tile-switch mapping architecture creating method and the computer-readable recording medium for recording the method, since the hop distance between cores is minimized, it is possible to minimize energy consumption and communication delay time in an on-chip bus. Furthermore, the optimized mapping architecture presents a standard for comparing the optimization of other mapping architectures.

REFERENCES:
patent: 5974487 (1999-10-01), Hartmann
patent: 7000212 (2006-02-01), Agrawal et al.
patent: 2004/0157569 (2004-08-01), Carballo et al.
patent: 1020030095083 (2003-12-01), None
Kumar et al., “A Network on Chip Architecture and Design Methodology,” Proceedings of the IEEE Computer Society Annual Symposium on VLSI (2002), 8 pages.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of creating core-tile-switch mapping architecture in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of creating core-tile-switch mapping architecture in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of creating core-tile-switch mapping architecture in... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4026792

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.