Method for designing structured ASICS in silicon processes...

Details Method for designing structured ASICS in silicon processes... Method for designing structured ASICS in silicon processes...

2005-06-07

2008-08-26

Chiang, Jack (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C257S211000, C326S040000, C326S041000, C438S128000, C438S129000

Reexamination Certificate

active

07418692

ABSTRACT:
A multi-function core base cell includes a set of functional microcircuits. These microcircuits are used to design a Library of Logic Function Macros. The functional macros consisting of one or more microcircuits have a fixed and complete physical layout similar to a conventional standard cell library macro set. In addition to a core functional macro set, primary input/output buffers and commonly used single and dual port memory blocks are also defined in the library. The library includes all the ASIC synthesis, simulation, and physical design rules.

REFERENCES:
patent: 5217916 (1993-06-01), Anderson et al.
patent: 5703789 (1997-12-01), Beausang et al.
patent: 5858817 (1999-01-01), Bansal
patent: 6061814 (2000-05-01), Sugasawara et al.
patent: 6173435 (2001-01-01), Dupenloup
patent: 6331790 (2001-12-01), Or-Bach et al.
patent: 6532581 (2003-03-01), Toyonaga et al.
patent: 6580289 (2003-06-01), Cox
patent: 6765245 (2004-07-01), Bansal
patent: 6823499 (2004-11-01), Vasishta et al.
patent: 6829750 (2004-12-01), Maki et al.
patent: 7030651 (2006-04-01), Madurawe
patent: 7084666 (2006-08-01), Madurawe
patent: 2003/0034795 (2003-02-01), Otto et al.
patent: 2005/0251775 (2005-11-01), Wood

Affiliated with

Also associated with

Rating

Method for designing structured ASICS in silicon processes... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method for designing structured ASICS in silicon processes..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for designing structured ASICS in silicon processes... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4008245