Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-05-01
2008-10-07
Kerveros, James C (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07434125
ABSTRACT:
An integrated circuit is provided, the integrated circuit having a test circuit for reading out an error datum from the integrated circuit in accordance with a test mode, wherein the error datum is output via a first and a second data output, and wherein an address and a read command are applied to the integrated circuit to read out the error datum associated with the address via one of the data outputs. The test circuit is configured in such a manner that, when a first read command is applied, the test circuit outputs the error datum at the first data output and switches the second data output to high impedance and, when a second read command is applied, the test circuit outputs the error datum at the second data output and switches the first data output to high impedance.
REFERENCES:
patent: 6026038 (2000-02-01), Cho et al.
patent: 6424576 (2002-07-01), Antosh et al.
patent: 6543015 (2003-04-01), Wang et al.
patent: 6930936 (2005-08-01), Santin
patent: 7055076 (2006-05-01), Roohparvar
patent: 2004/0044932 (2004-03-01), Roohparvar
patent: 2004/0260988 (2004-12-01), Kobayashi
patent: 0416714 (1991-03-01), None
patent: 9913475 (1999-03-01), None
PCT International Search Report dated Feb. 21, 2005 for PCT/EP2004/011687.
Infineon - Technologies AG
Kerveros James C
Patterson & Sheridan L.L.P.
LandOfFree
Integrated circuit, test system and method for reading out... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit, test system and method for reading out..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit, test system and method for reading out... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4002106