Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2003-10-31
2008-09-09
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S718000
Reexamination Certificate
active
07424659
ABSTRACT:
A method of testing a SIP that has a CPU, a nonvolatile memory and a volatile memory. First, the CPU is used to test the memories. Then the CPU is tested separately. Preferably, the programs for testing the memories are pre-stored in and loaded from the nonvolatile memory into the volatile memory and are executed by the CPU in the volatile memory. Preferably, the test results are stored in the nonvolatile memory.
REFERENCES:
patent: 4333142 (1982-06-01), Chesley
patent: 5525971 (1996-06-01), Flynn
patent: 5566303 (1996-10-01), Tashiro et al.
patent: 6009539 (1999-12-01), Ranson
patent: 6151692 (2000-11-01), Smitlener et al.
patent: 6198663 (2001-03-01), Takizawa
patent: 6311273 (2001-10-01), Helbig, Sr. et al.
patent: 6347056 (2002-02-01), Ledford et al.
patent: 6636825 (2003-10-01), Malladi et al.
patent: 6832348 (2004-12-01), Kawabe et al.
Britt Cynthia
Friedman Mark M.
Sandisk IL Ltd.
LandOfFree
System-in-package and method of testing thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System-in-package and method of testing thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System-in-package and method of testing thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3974573