Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2008-05-06
2008-05-06
Huynh, Andy (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S336000, C257SE21430, C257SE21431, C438S300000
Reexamination Certificate
active
11388868
ABSTRACT:
In a metal-oxide semiconductor (MOS) transistor with an elevated source/drain structure and in a method of fabricating the MOS transistor with the elevated source/drain structure using a selective epitaxy growth (SEG) process, a source/drain extension junction is formed after an epi-layer is formed, thereby preventing degradation of the source/drain junction region. In addition, the source/drain extension junction is partially overlapped by a lower portion of the gate layer, since two gate spacers are formed and two elevated source/drain layers are formed in accordance with the SEG process. This mitigates the short channel effect and reduces sheet resistance in the source/drain layers and the gate layer.
REFERENCES:
patent: 5012306 (1991-04-01), Tasch, Jr. et al.
patent: 5397909 (1995-03-01), Moslehi
patent: 5539339 (1996-07-01), Van Rens
patent: 5710450 (1998-01-01), Chau et al.
patent: 6022771 (2000-02-01), Ma et al.
patent: 6165826 (2000-12-01), Chau et al.
patent: 6187642 (2001-02-01), Yu et al.
patent: 6235568 (2001-05-01), Murthy et al.
patent: 6277677 (2001-08-01), Lee
patent: 6326664 (2001-12-01), Chau et al.
patent: 6445042 (2002-09-01), Yu et al.
patent: 6727543 (2004-04-01), Lin
patent: 2001/0034085 (2001-10-01), Nakayama et al.
patent: 1095196 (2002-11-01), None
patent: 0 480 446 (1990-12-01), None
patent: 0 780 907 (1997-10-01), None
patent: 9620499 (1996-07-01), None
patent: WO 03/075345 (2003-09-01), None
Notice of Office Action issued on Nov. 16, 2007 for Chinese Application No. 2004/100433165 (with English-language translation).
Lee Ho
Lee Seung-hwan
Park Moon-han
Rhee Hwa-sung
Yoo Jae-yoon
Huynh Andy
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
MOS transistor with elevated source/drain structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor with elevated source/drain structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor with elevated source/drain structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3951511