Remote BIST high speed test and redundancy calculation

Details Remote BIST high speed test and redundancy calculation Remote BIST high speed test and redundancy calculation

2008-07-15

2008-07-15

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C365S201000, C714S718000

Reexamination Certificate

active

10707971

ABSTRACT:
Disclosed is a hybrid built-in self test (BIST) architecture for embedded memory arrays that segments BIST functionality into remote lower-speed executable instructions and local higher-speed executable instructions. A standalone BIST logic controller operates at a lower frequency and communicates with a plurality of embedded memory arrays using a BIST instruction set. A block of higher-speed test logic is incorporated into each embedded memory array under test and locally processes BIST instructions received from the standalone BIST logic controller at a higher frequency. The higher-speed test logic includes a multiplier for increasing the frequency of the BIST instructions from the lower frequency to the higher frequency. The standalone BIST logic controller enables a plurality of higher-speed test logic structures in a plurality of embedded memory arrays.

REFERENCES:
patent: 5614838 (1997-03-01), Jaber et al.
patent: 5689466 (1997-11-01), Qureshi
patent: 5796745 (1998-08-01), Adams et al.
patent: 5805611 (1998-09-01), McClure
patent: 5822228 (1998-10-01), Irrinki et al.
patent: 5930814 (1999-07-01), Lepejian et al.
patent: 5961634 (1999-10-01), Tran
patent: 6055658 (2000-04-01), Jaber et al.
patent: 6085346 (2000-07-01), Lepejian et al.
patent: 6343366 (2002-01-01), Okitaka
patent: 6509766 (2003-01-01), Pomichter et al.
patent: 6510530 (2003-01-01), Wu et al.
patent: 6550033 (2003-04-01), Dwork
patent: 6779144 (2004-08-01), Hayashi et al.
patent: 2002/0059543 (2002-05-01), Cheng et al.
patent: 2002/0170003 (2002-11-01), Hirabayashi
patent: 2002/0171447 (2002-11-01), Ernst et al.
patent: 2003/0034791 (2003-02-01), Huang et al.
patent: 2004/0085082 (2004-05-01), Townley
patent: 2005/0120270 (2005-06-01), Anand et al.
patent: 100 60 436 (2000-05-01), None

Affiliated with

Also associated with

Rating

Remote BIST high speed test and redundancy calculation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Remote BIST high speed test and redundancy calculation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Remote BIST high speed test and redundancy calculation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3913953