Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2007-06-05
2007-06-05
Crane, Sara (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S382000, C257S384000
Reexamination Certificate
active
10697826
ABSTRACT:
A transistor and method of formation thereof includes source and drain extension regions in which the diffusion of dopants into the channel region is mitigated or eliminated. This is accomplished, in part, by elevating the source and drain extension regions into the epitaxial layer formed on the underlying substrate. In doing so, the effective channel length is increased, while limiting dopant diffusion into the channel region. In this manner, performance characteristics of the transistor can be accurately determined by controlling the respective geometries (i.e. depths and widths) of the source/drain extension regions, the source/drain regions, the channel width and an optional trench formed in the underlying substrate. In the various embodiments, the source/drain regions and the source/drain extension regions may extend partially, or fully, through the epitaxial layer, or even into the underlying semiconductor substrate.
REFERENCES:
patent: 4513303 (1985-04-01), Abbas et al.
patent: 5144393 (1992-09-01), Yamaguchi et al.
patent: 5168072 (1992-12-01), Moslehi
patent: 6051473 (2000-04-01), Ishida et al.
patent: 6087235 (2000-07-01), Yu
patent: 6093947 (2000-07-01), Hanafi et al.
patent: 6278164 (2001-08-01), Hieda et al.
patent: 6376318 (2002-04-01), Lee et al.
patent: 6528847 (2003-03-01), Liu
patent: 6548875 (2003-04-01), Nishiyama
patent: 2002/0037619 (2002-03-01), Sugihara et al.
patent: 2002/0045317 (2002-04-01), Oishi et al.
patent: 2002/0072181 (2002-06-01), Tseng
patent: 2002/0117725 (2002-08-01), Oowaki et al.
patent: 2002/0171107 (2002-11-01), Cheng et al.
patent: 2005/0164433 (2005-07-01), Doris et al.
patent: 10-189966 (1998-07-01), None
patent: 2002-94051 (2002-03-01), None
patent: 2002-100762 (2002-04-01), None
patent: 2002-124665 (2002-04-01), None
patent: 980033205 (1996-07-01), None
patent: 2001-0064118 (2001-07-01), None
patent: 1020020003625 (2002-01-01), None
patent: 10-0344733 (2002-07-01), None
Ko Young-gun
Oh Chang-bong
Crane Sara
Mills & Onello LLP
Samsung Electronics Co,. Ltd.
LandOfFree
MOS transistor with elevated source and drain structures and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with MOS transistor with elevated source and drain structures and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MOS transistor with elevated source and drain structures and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3886388