Method to enhance device performance with selective stress...

Details Method to enhance device performance with selective stress... Method to enhance device performance with selective stress...

2007-12-18

2007-12-18

Lindsay, Jr., Walter (Department: 2812)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S301000, C438S305000, C438S592000, C438S586000, C438S723000, C257SE21415, C257SE21564, C257SE21572, C257SE21430, C257SE21438

Reexamination Certificate

active

11299542

ABSTRACT:
A structure and method of fabrication of a semiconductor device having a stress relief layer under a stress layer in one region of a substrate. In a first example, a stress relief layer is formed over a first region of the substrate (e.g., PFET region) and not over a second region (e.g., NFET region). A stress layer is over the stress relief layer in the first region and over the devices and substrate/silicide in the second region. The NFET transistor performance is enhanced due to the overall tensile stress in the NFET channel while the degradation in the PFET transistor performance is reduced/eliminated due to the inclusion of the stress relief layer. In a second example embodiment, the stress relief layer is formed over the second region, but not the first region and the stress of the stress layer is reversed.

REFERENCES:
patent: 5252848 (1993-10-01), Adler et al.
patent: 6284610 (2001-09-01), Cha et al.
patent: 6348389 (2002-02-01), Chou et al.
patent: 6573172 (2003-06-01), En et al.
patent: 2002/0142606 (2002-10-01), Yoon
patent: 2004/0159886 (2004-08-01), Lee et al.
patent: 2005/0093078 (2005-05-01), Chan et al.
Suey Li Toh, K. P. Loh, C. B. Boothroyd, K. Li, C. H. Ang, E. Er, and L. Chanc; Title: Reduction of Local Mechanical Stress in a Transistor Using Si3N4 /SiOxNy Contact ESL ; Electro Chemical and Solid State Letters, 8(2) G38-G40 (2005) 1009-0062/2004/8(2)/G38/3 Available eletronically Dec. 14, 2004.
Suey Li Toh, et al.,; “High Spatial Resolution Strain Measurement of Deep Sub-micron Semiconductor Devices Using CBED”; 4 pages total; Not Listed (but see below).
Suey Li Toh, et al.; “High Spatial Resolution Strain Measurement of Deep Sub-micron Semiconductor Devices Using CBED”; Abstract only from IEEE Xplore tm 2.0 (1 page); Physical and Failure Analysis of Integrated Circuits; 2004, IPFA 2004; Proceedings of the 11th International Symposium on the Publication Date Jul. 5-8, 2004; Found on website: http://ieeexplore.ieee.org.

Affiliated with

Also associated with

Rating

Method to enhance device performance with selective stress... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to enhance device performance with selective stress..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to enhance device performance with selective stress... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3883061