Semiconductor integrated circuit

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S746000, C714S753000, C714S758000, C714S768000, C714S733000, C714S734000, C714S743000, C365S201000

Reexamination Certificate

active

10805227

ABSTRACT:
An ECC circuit has an error correction function of N (N is a natural number) bits for output data of a memory cell array. A BIST circuit reads background data out of test target addresses, and writes/reads inverted data of the background data in at least a part of the testing target addresses. An N+1 bit error detection circuit outputs a signal indicative of test NG (defective product) when a total of error bit numbers n1and n2detected by the ECC circuit during first and second readings exceeds N.

REFERENCES:
patent: 4680760 (1987-07-01), Giles et al.
patent: 5509132 (1996-04-01), Matsuda et al.
patent: 6910169 (2005-06-01), Sharma
C. L. Chen, et al., “Error-Correcting Codes for Semiconductor Memory Applications: A State-of-the-Art Review”, IBM J. Res. Develop, vol. 28, No. 2, Mar. 1984, pp. 124-134.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3747146

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.