Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2006-02-14
2006-02-14
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Read/write circuit
Testing
C365S203000, C365S207000, C365S202000, C365S190000, C365S189070, C365S189020
Reexamination Certificate
active
06999361
ABSTRACT:
A test circuit for a memory device having a pair of arrays each of which includes a plurality of memory cells arranged in rows and columns. A pair of complementary digit lines is provided for each column of each array. The digit lines are selectively coupled to a pair of I/O lines for each array which are, in turn, coupled to a pair of complementary data lines. The data lines are coupled to respective inputs of a DC sense amplifier, one of which is provided for each array. A multiplexer connects the pair of I/O lines for either one of the arrays to the data lines in a normal operating mode. Thus, in the normal operating mode, data are selectively coupled to the inputs of the DC sense amplifier from the complementary digit lines for an addressed column. In a test mode, the multiplexer connects the I/O lines for both arrays to the data lines to compress the data from the two arrays. Combinatorial logic then determines if both of the data lines have the same logical value, indicating disagreement between the data from the memory arrays that may indicate the presence of a defective memory cell in one or the other array. Thus, in the test mode, data are simultaneously coupled to the inputs of the DC sense amplifier from respective digit lines coupled to two different memory cells, thereby increasing the rate at which background data that has been written to the arrays can be read from the arrays.
REFERENCES:
patent: 4991139 (1991-02-01), Takahashi et al.
patent: 5029330 (1991-07-01), Kajigaya
patent: 5124589 (1992-06-01), Shiomi et al.
patent: 5179537 (1993-01-01), Matsumoto
patent: 5185722 (1993-02-01), Ota et al.
patent: 5191555 (1993-03-01), Tabacco et al.
patent: 5268639 (1993-12-01), Gasbarro et al.
patent: 5289415 (1994-02-01), DiMarco et al.
patent: 5305272 (1994-04-01), Matsuo et al.
patent: 5345422 (1994-09-01), Redwine
patent: 5451898 (1995-09-01), Johnson
patent: 5488321 (1996-01-01), Johnson
patent: 5519661 (1996-05-01), Miura
patent: 5621340 (1997-04-01), Lee et al.
patent: 5629943 (1997-05-01), McClure
patent: 5668774 (1997-09-01), Furutani et al.
patent: 5684750 (1997-11-01), Kondoh et al.
patent: 5708607 (1998-01-01), Lee et al.
patent: 5754557 (1998-05-01), Andrewartha
patent: 5809038 (1998-09-01), Martin
patent: 5923594 (1999-07-01), Voshell
patent: 5935263 (1999-08-01), Keeth et al.
patent: 5953266 (1999-09-01), Shore
patent: 5959911 (1999-09-01), Krause et al.
patent: 5959921 (1999-09-01), Manning et al.
patent: 5959930 (1999-09-01), Sakurai
patent: 6005816 (1999-12-01), Manning et al.
patent: 6032274 (2000-02-01), Manning
patent: 6043562 (2000-03-01), Keeth
patent: 6055654 (2000-04-01), Martin
patent: 6067651 (2000-05-01), Rohrbaugh et al.
patent: 6079037 (2000-06-01), Beffa et al.
patent: 6295618 (2001-09-01), Keeth
patent: 6301144 (2001-10-01), Yoshida et al.
patent: 6301169 (2001-10-01), Kikuda et al.
patent: 6324118 (2001-11-01), Ooishi
patent: 6330200 (2001-12-01), Ooishi
patent: 6522598 (2003-02-01), Ooishi
patent: 6650583 (2003-11-01), Haraguchi et al.
patent: 6762617 (2004-07-01), Iwase et al.
patent: 6819611 (2004-11-01), Keeth
patent: 2004/0240284 (2004-12-01), Keeth
patent: 0 283 906 (1988-09-01), None
patent: 0 828 252 (1998-03-01), None
patent: 0 840 328 (1998-05-01), None
patent: 401042100 (1989-02-01), None
patent: 406757749 (1994-03-01), None
Descriptive literature entitled, “400MHz SLDRAM, 4M×16 SLDRAM Pipelined, Eight Bank, 2.5 V Operation,” SLDRAM Consortium Advance Sheet, published throughout the United States, pp. 1-22.
“Draft Standards for a High-Speed Memory Interface (SyncLink),” Microprocessor and Microcomputer Standards Subcommittee of the IEEE Computer Society, Copyright 1996 by the Institute of Electrical and Electronics Engineers, Inc., New York, NY, pp. 1-55.
Ishibashi, K. et al., “A 6-ns 4-Mb CMOS SRAM with Offset-Voltage-Insensitive Current Sense Amplifiers,” IEEE Journal of Solid-State Circuits, vol. 30, No. 4, Apr. 1995, pp. 480-486.
Kuroda, T. et al., “Automated Bias Control (ABC) Circuit for High-Performance VLSI's,” IEEE Journal of Solid-State Circuits, vol. 27, No. 4, Apr. 1992, pp. 641-648.
Nagai, T. et al., “A 17-ns 4-Mb CMOS DRAM,” IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1538-1543.
Taguchi, M. et al., “A 40-ns 64-Mb DRAM with 64-b Parallel Data Bus Architecture,” IEEE Journal of Solid-State Circuits, vol. 26, No. 11, Nov. 1991, pp. 1493-1497.
Taguchi M. et al., “A 40ns 64Mb DRAM with Current-Sensing Data-Bus Amplifier,” ISSCC Digest of Technical Papers, 1991, TAM 6.5.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Nguyen Viet Q.
LandOfFree
Method and apparatus for data compression in memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for data compression in memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for data compression in memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3699461