Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – On insulating substrate or layer
Reexamination Certificate
2006-11-28
2006-11-28
Guerrero, Maria F. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
On insulating substrate or layer
C438S149000, C438S151000, C438S164000, C438S165000, C438S479000
Reexamination Certificate
active
07141459
ABSTRACT:
A method of forming a multiple-thickness semiconductor-on-insulator, comprising the following steps. A wafer is provided comprising a semiconductor film (having at least two regions) overlying a buried insulator layer overlying a substrate. The semiconductor film within one of the at least two regions is masked to provide at least one semiconductor film masked portion having a first thickness, leaving exposed the semiconductor film within at least one of the at least two regions to provide at least one semiconductor film exposed portion having the first thickness. In one embodiment, at least a portion of the at least one exposed semiconductor film portion is oxidized to provide at least one partially oxidized, exposed semiconductor film portion. Then the oxidized portion of the exposed semiconductor film is removed to leave a portion of the semiconductor film having a second thickness less than the first thickness.
REFERENCES:
patent: 5665613 (1997-09-01), Nakashima et al.
patent: 5773326 (1998-06-01), Gilbert et al.
patent: 5940691 (1999-08-01), Manning
patent: 5952695 (1999-09-01), Ellis-Monaghan et al.
patent: 6096584 (2000-08-01), Ellis-Monaghan et al.
patent: 6222234 (2001-04-01), Imai
patent: 6383924 (2002-05-01), Farrar et al.
patent: 6399989 (2002-06-01), Dockerty et al.
patent: 6403435 (2002-06-01), Kang et al.
patent: 6404015 (2002-06-01), Emmerik et al.
patent: 6414355 (2002-07-01), An et al.
patent: 6424016 (2002-07-01), Houston
patent: 6448114 (2002-09-01), An et al.
patent: 6537891 (2003-03-01), Dennison et al.
Choi et al., “Ultra-Thin Body PMOSFET's with Selectively Deposited Ge Source/Drain”, 2001 Symp. on VLSI Tech. Digest of Tech. Papers, pp. 19-20, 3A-2.
Chau et al., “A 50 nm Depleted-Substrate CMOS Transister (DST)”, IEDM 01-621-IEDM01-623, IEEE 2001.
Chen Hao-Yu
Diaz Carlos H.
Hu Chenming
Yang Fu-Liang
Yeo Yee-Chia
Guerrero Maria F.
Haynes and Boone LLP
Taiwan Semiconductor Manufacturing Company , Ltd.
LandOfFree
Silicon-on-insulator ULSI devices with multiple silicon film... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Silicon-on-insulator ULSI devices with multiple silicon film..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicon-on-insulator ULSI devices with multiple silicon film... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3671242