Semiconductor memory device for low power system

Details Semiconductor memory device for low power system Semiconductor memory device for low power system

2006-12-05

2006-12-05

Tran, Michael (Department: 2827)

Static information storage and retrieval

Read/write circuit

Precharge

C365S196000

Reexamination Certificate

active

07145821

ABSTRACT:
An apparatus included in a semiconductor memory device for precharging a bit line and a bit line bar and sensing and amplifying a data delivered to one of the bit line and the bit line bar. A precharge block precharges the bit line and the bit line bar at a ground. A sense amplifying block senses and amplifies the data by using a low voltage having a lower voltage level than the ground and a high voltage having a higher voltage level than a supply voltage.

REFERENCES:
patent: 6272055 (2001-08-01), Hidaka et al.
patent: 6414883 (2002-07-01), Hidaka et al.
patent: 6480425 (2002-11-01), Yanagisawa et al.
patent: 2002/0136055 (2002-09-01), Jyouno et al.
patent: 2003/0062944 (2003-04-01), Do et al.
patent: 2003/0076704 (2003-04-01), Ashikaga
patent: 10-340581 (1998-12-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device for low power system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device for low power system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device for low power system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3657867