Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-02-21
2006-02-21
Weiss, Howard (Department: 2814)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S336000
Reexamination Certificate
active
07002223
ABSTRACT:
The present invention provides a semiconductor device having an elevated source/drain and a method of fabricating the same. In the semiconductor device, an active region is defined at a predetermined region of a semiconductor substrate and a gate electrode is formed to cross over the active region. First and second insulating layer patterns are sequentially stacked on sidewalls of the gate electrode, and a silicon epitaxial layer adjacent to edges of the first and second insulating layer patterns is formed on the active region. The edge of the first insulating layer pattern is protruded from the edge of the second insulating layer pattern to be covered with the silicon epitaxial layer whose predetermined region is silicided. Further, the method includes defining an active region a semiconductor substrate, forming a gate electrode crossing over the active region, sequentially stacking first and second insulating layer patterns an active region adjacent to opposite sides of the gate electrode, forming a silicon epitaxial layer on the active region to be adjacent to edges of the first and second insulating layer patterns, and siliciding at least a part of the silicon epitaxial layer. The edge of the first insulating layer pattern contacting the active region is protruded from the edge of the second insulating layer pattern, and the silicon epitaxial layer covers the protruded edge of the first insulating layer pattern.
REFERENCES:
patent: 5290720 (1994-03-01), Chen
patent: 5545579 (1996-08-01), Liang et al.
patent: 5650340 (1997-07-01), Burr et al.
patent: 5817562 (1998-10-01), Chang et al.
patent: 6137149 (2000-10-01), Kodama
patent: 6391732 (2002-05-01), Gupta et al.
patent: 10-012879 (1998-01-01), None
patent: 2000-269495 (2000-09-01), None
English Language Abstract of Japan Publication No.: 10-012879.
English Language Abstract of Japan Publication No.: 2000-269495.
Marger & Johnson & McCollom, P.C.
Samsung Electronics Co,. Ltd.
Weiss Howard
LandOfFree
Semiconductor device having elevated source/drain does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having elevated source/drain, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having elevated source/drain will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3648953