Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2006-05-16
2006-05-16
Decady, Albert (Department: 2138)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
Reexamination Certificate
active
07047465
ABSTRACT:
Methods for utilizing PLDs with localized defects. Each PLD has a unique identifier. In one embodiment, a PLD provider tests a series of PLDs, selecting those having localized defects and recording the location of each detected defect for each defective PLD in a defect database. On receiving an identifier from a user, the PLD provider provides to the user the location information for the defects associated with the identified PLD. The data can be received and provided, for example, over the Internet. In one embodiment, the PLD provider implements the design based on the defect locations and provides the resulting design file to the user. In some embodiments, an incremental compilation is performed. The methods of the invention can also be applied to other device-specific information, such as information on the speed of critical sub-components of the PLD.
REFERENCES:
patent: 4899067 (1990-02-01), So et al.
patent: 5153880 (1992-10-01), Owen et al.
patent: 5255227 (1993-10-01), Haeffele
patent: 5349248 (1994-09-01), Goetting et al.
patent: 5434514 (1995-07-01), Cliff et al.
patent: 5459342 (1995-10-01), Nogami et al.
patent: 5485102 (1996-01-01), Cliff et al.
patent: 5498975 (1996-03-01), Cliff et al.
patent: 5513144 (1996-04-01), O'Toole
patent: 5592102 (1997-01-01), Lane et al.
patent: 5742556 (1998-04-01), Tavrow et al.
patent: 5764577 (1998-06-01), Johnston et al.
patent: 5777887 (1998-07-01), Marple et al.
patent: 5925920 (1999-07-01), MacArthur et al.
patent: 6166559 (2000-12-01), McClintock et al.
patent: 6167558 (2000-12-01), Trimberger
patent: 6201404 (2001-03-01), Reddy et al.
patent: 6289292 (2001-09-01), Charlton et al.
patent: 6292925 (2001-09-01), Dellinger et al.
patent: 6344755 (2002-02-01), Reddy et al.
patent: 6496971 (2002-12-01), Lesea et al.
patent: 6560740 (2003-05-01), Zuraski, Jr. et al.
patent: 6664808 (2003-12-01), Ling et al.
patent: 2001/0037458 (2001-11-01), Kean
W. Bruce Culbertson, Rick Amerson, Richard J. Carter , Philip Kuekes, Greg Snider; “Defect Tolerance on the Teramac Custom Computer”; The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines; Apr. 16-17, 1997, 1997; pp. 116-123.
Fran Hanchek; Shantanu Dutt; “Node-Covering Based Defect and Fault Tolerance Methods for Increased Yield in FPGAs”; The Proceedings of the Ninth International Conference on VLSI Design; Jan. 1996.
Xilinx, Inc.; Virtex-II Platform FPGA Handbook'; published Dec. 6, 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
U.S. Appl. No. 10/085,305, filed Feb. 28, 2002, Trimberger.
U.S. Appl. No. 10/714,380, filed Oct. 31, 2003, Trimberger.
U.S. Appl. No. 10/717,040, filed Nov. 18, 2003, Ngai et al.
U.S. Appl. No. 10/813,414, filed Mar. 26, 2004, Stassart et al.
John Emmert et al.; “Dynamic Fault Tolerance in FPGAs via Partial Reconfiguration”; Annual IEEE Symposium on Field-Programmable Custom Computing Machines; Apr. 17, 2000; pp. 165-174.
John M. Emmert et al; “Incremental Routing in FPGAs”; ASIC Conference 1998. Proceedings, Eleventh Annual IEEE International; Rochester, NY; Sep. 13-16, 1998; pp. 217-221.
Altera; Altera Data Sheet, vol. 1, Chapter 3 “Configuration and Testing”; and vol. 2 Chapter 8 “Remote System Upgrades with Stratix II Devices”; Feb. 2004; downloaded on Jun. 17, 2004 freom http://www.altera.com/literature/lit-stx2.
Cartier Lois D.
De'cady Albert
Kerveros James C.
Maunu LeRoy D.
Xilinx , Inc.
LandOfFree
Methods for using defective programmable logic devices by... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for using defective programmable logic devices by..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for using defective programmable logic devices by... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3627047