Memory data path circuit

Details Memory data path circuit Memory data path circuit

2006-04-18

2006-04-18

DeCady, Albert (Department: 2133)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Memory testing

C365S201000

Reexamination Certificate

active

07032143

ABSTRACT:
A memory device with a data path circuit having support in the sense-amp region for compression testing of the device. The data path circuit uses NOR logic compression to provide a scalable design which may be extended to large circuits.

REFERENCES:
patent: 5450019 (1995-09-01), McClure et al.
patent: 5986944 (1999-11-01), Merritt
patent: 6049489 (2000-04-01), Merritt
patent: 6163863 (2000-12-01), Schicht
patent: 6356487 (2002-03-01), Merritt
patent: 6560728 (2003-05-01), Merritt
patent: 2003/0110425 (2003-06-01), Yun

Affiliated with

Also associated with

Rating

Memory data path circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory data path circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory data path circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3578525