Methods and structure for an improved floating gate memory cell

Details Methods and structure for an improved floating gate memory cell Methods and structure for an improved floating gate memory cell

2006-03-21

2006-03-21

Le, Dung A. (Department: 2818)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S258000, C438S593000, C438S594000, C257S315000, C257S316000, C257S317000

Reexamination Certificate

active

07015098

ABSTRACT:
A method and structure for an improved floating gate memory cell are provided. The non volatile memory cell includes a substrate and a first insulating layer formed on the substrate. The memory cell also includes a shallow trench isolation (STI) region having walls that form edges in the substrate and edges to a first conducting layer where the edges of the first conducting layer are aligned with the edges of the substrate. The memory cell further includes a second insulating layer formed on the first conducting layer and a second conducting layer formed on the first insulating layer. The invention also includes a method that capitalizes on a single step process for defining the STI region and the floating gate for a memory cell that aligns edges formed in the substrate by the walls of the STI region with the edges of the floating gate formed by the walls of the STI region. Arrays, memory devices, and systems are further included in the scope of the present invention.

REFERENCES:
patent: 5557122 (1996-09-01), Shrivastava et al.
patent: 5767005 (1998-06-01), Doan et al.
patent: 5889305 (1999-03-01), Choi et al.
patent: 5892257 (1999-04-01), Acocella et al.
patent: 6034894 (2000-03-01), Maruyama et al.
patent: 6117756 (2000-09-01), Wu
patent: 6127227 (2000-10-01), Lin et al.
patent: 6136653 (2000-10-01), Sung et al.
patent: 6200856 (2001-03-01), Chen
patent: 6204159 (2001-03-01), Chang et al.
patent: 6342715 (2002-01-01), Shimizu et al.
Peters, L. , “Choices and Challenges for Shallow Trench Isolation”,Semiconductor International, Research and Development,http://www.semiconductor.net/semiconductor/archive/Apr99/docs/feature2.html,(Apr. 1999),6 pages.
Shimizu, K. , et al., “A Novel High-Density 5F NAND STI Cell Technology Suitable for 256Mbit and 1 Gbit Flash Memories”,IEEE, (1997),271-274.

Affiliated with

Also associated with

Rating

Methods and structure for an improved floating gate memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and structure for an improved floating gate memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and structure for an improved floating gate memory cell will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3569828