Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2006-07-04
2006-07-04
Brewster, William M. (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S667000, C438S672000, C438S675000, C438S678000
Reexamination Certificate
active
07071098
ABSTRACT:
In one aspect, the invention encompasses a method of fabricating an interconnect for a semiconductor component. A semiconductor substrate is provided, and an opening is formed which extends entirely through the substrate. A first material is deposited along sidewalls of the opening at a temperature of less than or equal to about 200° C. The deposition can comprise one or both of atomic layer deposition and chemical vapor deposition, and the first material can comprise a metal nitride. A solder-wetting material is formed over a surface of the first material. The solder-wetting material can comprise, for example, nickel. Subsequently, solder is provided within the opening and over the solder-wetting material.
REFERENCES:
patent: 6107109 (2000-08-01), Akram et al.
patent: 6114240 (2000-09-01), Akram et al.
patent: 6294837 (2001-09-01), Akram et al.
patent: 6459150 (2002-10-01), Wu et al.
patent: 2001/0027011 (2001-10-01), Hanaoka et al.
patent: 2003/0082356 (2003-05-01), Suemasu et al.
patent: 2004/0084782 (2004-05-01), Magerlein et al.
patent: 2004/0115929 (2004-06-01), Lim
patent: 2004/0182714 (2004-09-01), Imori et al.
patent: 2004/0201095 (2004-10-01), Palmer et al.
patent: 2004/0229457 (2004-11-01), Chan et al.
patent: 2005/0064707 (2005-03-01), Sinha
patent: 2005/006116 (2005-02-01), None
Electroless Plating; http://www.corrosion-doctors.org/MetalCoatings/Electroless.htm; Dec. 5, 2003; pp. 1-4.
Electroless Plating; http://www.corrosion-doctors.org/MetalCoatings/Electroless.htm; Oct. 20, 2003; pp. 1-2.
Slide Show: “Through-Wafer Copper Electroplating for RF Silicon Technology”; N.T. Nguyen et al.; DIMES—TU Delft, Netherlands; http://www.essderc2002.deis.unibo.it/ESSDERC—web/Session—D11/D11—2.pdf.
“Atomic Layer Deposition of TiN Films by Alternate Supply of Tetrakis(ethylmethylamino)-Titanium and Ammonia”, Jae-Sik Min, Young-Woong Son, et al.; Jpn. J. Appl. Phys. vol. 37 (1998) pp. 4999-5004; Part 1, No. 9A; Sep. 1998Japanese Journal of Applied Physics.
“Kinetic modeling of film growth rates of TiN films in atomic layer deposition”, Jung-Wook Lim et al.' Journal of Applied Physics; vol. 87, No. 9; May 1, 2000; pp. 4632-4634.
Derderian Garo J.
Kirby Kyle K.
Meng Shuang
Brewster William M.
Wells St. John P.S.
LandOfFree
Methods of fabricating interconnects for semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating interconnects for semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating interconnects for semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3551369