Semiconductor structure having a strained region and a...

Details Semiconductor structure having a strained region and a... Semiconductor structure having a strained region and a...

2006-05-16

2006-05-16

Schillinger, Laura M. (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

Reexamination Certificate

active

07045836

ABSTRACT:
A semiconductor structure including a highly strained selective epitaxial top layer suitable for use in fabricating a strained channel transistor. The top layer is deposited on the uppermost of a series of one or more lower layers. The lattice of each layer is mismatched with the lattice of its subjacent layer by an amount not less than the lattice mismatch between the lowest layer of the series and a substrate on which it resides. A trench is formed in the uppermost series layer. The trench has rounded corners so that a dielectric material filling the trench conforms to the round corners. The rounded corners are produced by heating the uppermost series layer after trench formation.

REFERENCES:
patent: 4927471 (1990-05-01), Okuda
patent: 5221367 (1993-06-01), Chisholm et al.
patent: 5256550 (1993-10-01), Laderman et al.
patent: 5801083 (1998-09-01), Yu et al.
patent: 5817566 (1998-10-01), Jang et al.
patent: 6039803 (2000-03-01), Fitzgerald et al.
patent: 6107653 (2000-08-01), Fitzgerald
patent: 6245684 (2001-06-01), Zhao et al.
patent: 6291321 (2001-09-01), Fitzgerald
patent: 6429061 (2002-08-01), Rim
patent: 6503773 (2003-01-01), Fitzgerald
patent: 6509232 (2003-01-01), Kim et al.
patent: 6518644 (2003-02-01), Fitzgerald
patent: 6544860 (2003-04-01), Singh
patent: 6566224 (2003-05-01), Chang et al.
patent: 6579768 (2003-06-01), Thwaite et al.
patent: 6583020 (2003-06-01), Uhlig et al.
patent: 6597026 (2003-07-01), Ogura
patent: 6787423 (2004-09-01), Xiang
patent: 6858502 (2005-02-01), Chu et al.
patent: 6876010 (2005-04-01), Fitzgerald
patent: 2002/0090772 (2002-07-01), Higashi
patent: 2002/0125475 (2002-09-01), Chu et al.
patent: 2003/0034529 (2003-02-01), Fitzgerald et al.
patent: 2003/0049893 (2003-03-01), Currie et al.
patent: 2004/0164373 (2004-08-01), Koester et al.
patent: 2004/0221792 (2004-11-01), Forbes
patent: 2004/0232422 (2004-11-01), Forbes
patent: 2004/0235264 (2004-11-01), Forbes
patent: 2005/0023576 (2005-02-01), Lee et al.
patent: 2005/0032340 (2005-02-01), Takizawa
patent: 2005/0035426 (2005-02-01), Ko et al.
Schlueter, J., “Trench Warfare: CMP and Shallow Trench Isolation,” Semiconductor International, Oct. 1999.
Taraschi, G., “Strained Si-on-Insulator Development Accelerates,” Compound Semiconductor, Apr. 2003.

Affiliated with

Also associated with

Rating

Semiconductor structure having a strained region and a... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor structure having a strained region and a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor structure having a strained region and a... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3524967