Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2005-12-13
2005-12-13
Lamarre, Guy J. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C327S565000, C257S773000, C365S226000
Reexamination Certificate
active
06976200
ABSTRACT:
Current consumption of an input unit with respect to a bonding option pad is reduced, and erroneous operation of a circuit connected to this bonding option pad is prevented. A boundary scan test circuit is selectively set to an operable or disabled state by a control gate according to a signal from a function set circuit that sets the operation mode according to a potential of a bonding pad. By particularly controlling the operable and disabled state of an input circuit located at the first stage of the test circuit, power consumption can be reduced and erroneous operation while the test circuit is disabled is prevented.
REFERENCES:
patent: 5703510 (1997-12-01), Iketani et al.
patent: 5812662 (1998-09-01), Hsu et al.
patent: 5883008 (1999-03-01), McClure
patent: 6107874 (2000-08-01), Ohashi
patent: 02-302987 (1990-12-01), None
patent: 06-005069 (1994-01-01), None
patent: 06-069425 (1994-03-01), None
Ruparel et al. (A vertically integrated test methodology based on JTAG IEEE 1149.1 Standard Interface; IEEE, Sep. 27, 1991).
Gallup et al (Testability features of the 68040; IEEE, Sep. 14, 1990).
JEDEC Standard No. 21-C, JED, Dec. 22, 1004, pp. 3.7.8-7.
M5M5V1132FP, GP-6, -7, -8, -7L, -8L, Mitsubishi's Product Data Sheet Mar. 24, 1997, pp. 1-14.
Lamarre Guy J.
Renesas Technology Corp.
LandOfFree
Semiconductor integrated circuit having bonding optional... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit having bonding optional..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit having bonding optional... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3518062