Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses
Reexamination Certificate
2005-08-16
2005-08-16
Cottingham, John R. (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
C713S375000, C713S401000, C713S500000, C713S502000, C713S503000, C713S600000, C327S170000, C327S175000, C327S473000, C719S326000, C719S327000, C365S202000, C365S203000, C365S204000
Reexamination Certificate
active
06931560
ABSTRACT:
An apparatus comprising a first plurality of parallel switches and a second plurality of parallel switches. The first plurality of parallel switches may be configured to control a voltage on a first output pin. The second plurality of parallel switches may be configured to control a voltage on a second output pin. The first and second pluralities of parallel switches may be configured to provide rise time control of a differential waveform and be driven by a phased data signal.
REFERENCES:
patent: 4797579 (1989-01-01), Lewis
patent: 5008563 (1991-04-01), Kenney et al.
patent: 5448311 (1995-09-01), White et al.
patent: 5689257 (1997-11-01), Mercer et al.
patent: 5767699 (1998-06-01), Bosnyak
patent: 5949253 (1999-09-01), Bridgewater
patent: 6069927 (2000-05-01), Kikuchi
patent: 6194949 (2001-02-01), Hogeboom
patent: 6266383 (2001-07-01), Kikuchi
patent: 6292014 (2001-09-01), Hedberg
patent: 6294933 (2001-09-01), Chun et al.
patent: 6310569 (2001-10-01), Chaudhry et al.
patent: 6362608 (2002-03-01), Ashburn et al.
patent: 6362672 (2002-03-01), Geist
patent: 6377095 (2002-04-01), Kuo
patent: 6380777 (2002-04-01), Degardin et al.
patent: 6384682 (2002-05-01), Maeda et al.
patent: 6388943 (2002-05-01), Schell et al.
patent: 6411126 (2002-06-01), Tinsley et al.
patent: 6426656 (2002-07-01), Dally et al.
patent: 6437599 (2002-08-01), Groen
patent: 6452428 (2002-09-01), Mooney et al.
patent: 6597233 (2003-07-01), Ray
patent: 6686772 (2004-02-01), Li et al.
patent: 6771126 (2004-08-01), Blankenship et al.
patent: 2000059199 (2000-02-01), None
Bruno Kevin J.
Burdick Brian E.
Burnham Stephen R.
Petty William K.
Porter Edson W.
Cottingham John R.
LSI Logic Corporation
Maiorana P.C. Christopher P.
Patel Nitin C.
LandOfFree
Programmable transmit SCSI equalization does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Programmable transmit SCSI equalization, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable transmit SCSI equalization will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3516256