Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2005-10-11
2005-10-11
Cottingham, John R. (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
Reexamination Certificate
active
06954870
ABSTRACT:
A method of calibrating an elastic interface is provided to automatically achieve a minimal cycle delay through the interface. An existing self-alignment interface (i.e. elastic interface) is used to de-skew within a cycle and stage the data to have it arrive on a given, programmed target cycle. However, this target cycle must be calculated in advance and may be larger than it needs to be, causing more latency on the interface. This method is used to determine the earliest target cycle (with or without additional guard-band). This target cycle is used to adjust the interface automatically to achieve this earliest target cycle. The determination of earliest target cycle can be done once, continuously, or using a sample window. The method also can be used for interfaces that have frequency multipliers or phase shifts at its boundaries.
REFERENCES:
patent: 5838936 (1998-11-01), Chau et al.
patent: 5938180 (1999-08-01), Walsten
patent: 6334163 (2001-12-01), Dreps et al.
patent: 6654897 (2003-11-01), Dreps et al.
patent: 6766464 (2004-07-01), Collier
patent: 2003/0188046 (2003-10-01), Chen et al.
Chen Jonathan Y.
Ferraiolo Frank D.
Gower Kevin C.
Meaney Patrick J.
Scarpero, Jr. William J.
Augspurger Lynn L.
Cottingham John R.
International Business Machines - Corporation
LandOfFree
Method for receiver delay detection and latency minimization... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for receiver delay detection and latency minimization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for receiver delay detection and latency minimization... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3445642