Method and composite for decreasing charge leakage

Details Method and composite for decreasing charge leakage Method and composite for decreasing charge leakage

2002-01-30

2004-06-08

Thomas, Tom (Department: 2815)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C438S761000, C438S762000, C438S763000, C438S787000, C438S791000, C438S954000

Reexamination Certificate

active

06746922

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to the field of semiconductor memories, and more particularly to a method and manufacture for decreasing charge leakage in a non-volatile semiconductor memory.
BACKGROUND OF THE INVENTION
The demand for inexpensive, easily accessible and compact long term information storage systems continues to increase. In the past, the demand for long term information storage was met by archiving paper records. Today, however, the volume of information requiring storage makes this solution impractical. Recently, the demand for long term information storage has been met by magnetic media information storage systems and optical information storage systems. Although these systems have excellent long term information retention capability, in some applications they are not sufficiently compact. So, a current trend is to use non-volatile semiconductor memory for long term information storage.
Non-volatile semiconductor memory is compact and permits rapid access to the stored information. Information is stored in a non-volatile semiconductor memory as electronic charge. The magnitude of the electronic charge is used to represent a binary value. For instance, in some memory systems the presence of charge represents a binary one, and the absence of charge represents a binary zero. In other memory systems, a larger charge magnitude represents a binary one, and a smaller charge magnitude represents a binary zero. In either system, charge isolation is critical to successful long term information storage.
Charge isolation implies that once an electronic charge is located in a structure, the charge remains at that location indefinitely. In the art, charge is located in a structure such as a transistor having a control gate, a floating gate, a drain, a source, and a dielectric composite insulator interposed between the control gate and the floating gate. In operation, the control gate induces an electronic charge to locate at the floating gate. Once the charge is induced at the floating gate, for the transistor device to successfully operate as a long term information storage device, the charge must remain at the floating gate for a long period of time. As devices are scaled to create higher density memory, the thickness of the dielectric is reduced to maintain the same coupling. As the thickness is reduced, the ability to prevent electron migration through the insulator becomes difficult. The rate of this charge leakage defines the time that a non-volatile semiconductor memory can function as a long term information storage device.
To successfully substitute for magnetic or optical storage devices as a long term information storage device, a non-volatile semiconductor memory device, such as an EPROM, EEPROM, or a flash EPROM, must store information reliably for at least ten years, so any charge leakage from the floating gate is detrimental to the use of nonvolatile semiconductor memory as a long term information storage device.
For these and other reasons there is a need for the present invention.
SUMMARY OF THE INVENTION
The above mentioned problems with charge leakage in memory cells and other problems are addressed by the present invention and will be understood by reading and studying the following specification. A method and composite for decreasing charge leakage is described.
The dielectric composite insulator of the present invention, by reducing the charge leakage from the floating gate to the control gate of a memory cell, provides for an improved non-volatile semiconductor memory cell. Reducing the charge leakage in a non-volatile semiconductor memory makes the memory a more viable long term information storage device.
A non-volatile semiconductor memory cell includes a semiconductor substrate, a source and drain formed on the semiconductor substrate, an insulator formed on the source and drain, a floating gate formed on the insulator, a composite formed on the floating gate and a control gate formed on the composite.
In one embodiment of the present invention, a layer of undoped polysilicon, amorphous silicon, or amorphous polysilicon is located between the floating gate and the layer of silicon dioxide. In an alternate embodiment of the present invention, a layer of silicon rich nitride is deposited on the layer of silicon nitride and then oxidized to form the silicon dioxide layer. In still another embodiment of the present invention, a layer of undoped polysilicon, amorphous silicon, or amorphous polysilicon is located between the floating gate and the silicon dioxide, and a layer of silicon rich nitride is located between the layer of silicon nitride and the silicon dioxide of the composite. The effect of interposing a layer of undoped polysilicon, amorphous silicon, or amorphous polysilicon, which in some designs is thin, or a layer of silicon rich nitride, which in some designs is thin, or both into the composite is to decrease the charge leakage from the floating gate to the control gate of the memory cell. A thin layer of undoped polysilicon, amorphous silicon, or amorphous polysilicon is a layer having a thickness of less than about one-hundred angstroms, and a thin layer of silicon rich nitride is a layer having a thickness of less than about one-hundred angstroms.
Another embodiment of the present invention also includes a process for forming the dielectric insulating composite. In the art, the process for forming the composite comprises depositing a layer of silicon dioxide on the floating gate, depositing a layer of silicon nitride on the layer of silicon dioxide, and depositing a layer of silicon dioxide on the layer of silicon nitride. In the present invention, the process for forming the dielectric insulating composite comprises, in addition to the steps of the process for forming the composite, the steps of either depositing a layer of undoped polysilicon, amorphous silicon, or amorphous polysilicon or depositing a layer of silicon rich nitride, or both. In addition, in one embodiment of the process, after forming the floating gate by flowing silane and phosphine, the deposition of the layer of undoped polysilicon, amorphous silicon, or amorphous polysilicon is accomplished by reducing the flow of phosphine. In an alternate embodiment of the process, after depositing a layer of silicon nitride formed on the layer of silicon dioxide by flowing dichlorosilane and ammonia, the deposition of the silicon rich nitride layer is accomplished by reducing the flow of ammonia. And in still another embodiment, after depositing the layer of silicon nitride formed on the layer of silicon dioxide by flowing tetrachlorosilane and ammonia, the deposition of the silicon rich nitride layer is accomplished by reducing the flow of ammonia.


REFERENCES:
patent: 4395438 (1983-07-01), Chiang
patent: 5422291 (1995-06-01), Clementi et al.
patent: 5504021 (1996-04-01), Hong et al.
patent: 5583070 (1996-12-01), Liao et al.
patent: 5686748 (1997-11-01), Thakur et al.
patent: 5712186 (1998-01-01), Thakur et al.
patent: 5756390 (1998-05-01), Juengling et al.
patent: 5781031 (1998-07-01), Bertin et al.
patent: 5831282 (1998-11-01), Nuttall
patent: 5926739 (1999-07-01), Rolfson et al.
patent: 5969383 (1999-10-01), Chang et al.
patent: 5981404 (1999-11-01), Sheng et al.
patent: 5994734 (1999-11-01), Chou
patent: 6017791 (2000-01-01), Wang et al.
patent: 6051511 (2000-04-01), Thakur et al.
patent: 6074917 (2000-06-01), Chang et al.
patent: 6117730 (2000-09-01), Komori et al.
patent: 6355522 (2002-03-01), Chang et al.
patent: 2001/0021549 (2001-09-01), Keller et al.
patent: 11-150195 (1999-06-01), None
patent: 1995-005267 (1993-06-01), None
patent: 9505267 (1995-05-01), None

Affiliated with

Also associated with

Rating

Method and composite for decreasing charge leakage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and composite for decreasing charge leakage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and composite for decreasing charge leakage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3366352