Silicide process using high K-dielectrics

Details Silicide process using high K-dielectrics Silicide process using high K-dielectrics

2001-08-28

2004-08-31

Abraham, Fetsum (Department: 2826)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S412000

Reexamination Certificate

active

06784506

ABSTRACT:

FIELD OF INVENTION
This application pertains to a transistor with a gate electrode having a high-K gate dielectric with a nickel silicide layer and method of making the same.
BACKGROUND OF THE INVENTION
Standard gate semiconductor structures such as transistors and memory units are well known in the semiconductor device industry. Typically, to form a standard gate electrode, first a gate dielectric layer comprising silicon dioxide is formed on an active surface of a semiconductor substrate between isolation regions and then a polysilicon layer is formed on the dielectric layer. The layers of materials are then etched in a controlled manner to define the borders of the gate electrode. Source and drain regions are formed by doping the active surface of the substrate by ion doping by well know techniques. Dielectric sidewall spacers are formed on the side surfaces of the gate electrode to complete the device.
As both the vertical and lateral device dimensions decrease into the deep sub-micron range such as that associated with the formation of ultra-large scale integration (ULSI) devices, problems arise such as junction leakage and increased sheet resistance of the contact areas to the source and drain regions. To overcome these problems, the use of self-aligned, highly electrically conductive refractory metal silicides, i.e., “salicides” (derived from Self-ALIgned-siliCIDE), has become commonplace in the manufacture of IC semiconductor devices comprising, e.g., MOS type transistors. Salicide processing involves deposition of a metal that forms an intermetallic compound with silicon (Si). The metal does not react with silicon oxides, nitrides, or oxynitrides under normal processing conditions. Refractory metals commonly employed in salicide processing include platinum (Pt), titanium (Ti), nickel (Ni), and cobalt (Co), each of which forms very low resistively phases with Si, e.g., PtSi
2
, TiSi
2
, NiSi, and CoSi
2
. In practice, the refractory metal is deposited in a uniform thickness over all exposed surface features of a Si wafer, preferably by means of physical vapor deposition (“PVD”) process, e.g., sputtering from an ultra-pure target utilizing an ultra-high vacuum, multi-chamber DC magnetron sputtering system. Upon thermal processing, e.g., a rapid thermal annealing (“RTA”) performed in an inert atmosphere, the refractory metal layer reacts with underlying Si to form an electrically conductive refractory metal silicide layer on the top surface of the polysilicon gate electrode as well as on the exposed surfaces of the substrate where source and drain regions are formed. Unreacted portions of the refractory metal layer, e.g., on the dielectric sidewall spacers and the silicon oxide isolation regions, are removed, as by a wet chemical etching process.
Also associated with the fabrication of ULSI devices, the thickness of the silicon dioxide dielectric for the gate electrode is rapidly approaching a thickness of 40 Å or less. At this thickness, the use of silicon dioxide as a gate dielectric is limited because direct tunneling may occur through the gate dielectric to the channel region, wherein current leaks from the gate electrode and the channel region. Such leakage of current causes an increase in power consumption. Because of this problem, alternative methods have been sought to reduce leakage current.
One such method is to use high-K dielectrics for gate dielectric materials. A high-K dielectric is any dielectric material having a dielectric constant greater than silicon dioxide that is 3.8. The dielectric constant of the high-K dielectric is preferably greater than 5.0, and more preferably, greater than 20.0. However, the use of high-K dielectrics for gate dielectric materials is disadvantageous because the high processing temperatures required for forming the salicide layer causes the dielectric to decompose due to the reaction of the dielectric with silicon in the semiconductor substrate and the polysilicon in the gate.
It has been discovered that by forming nickel silicide, the aforementioned problems are overcome. Lower temperatures are required to form nickel silicide, than for the other refractory metals. Also, Ni as opposed to other refractory metals such as Ti diffuses into Si, which helps to limit bridging between the metal silicide layer on the gate electrode and a metal silicide layer on the associated source/drain regions. Further, the formation of nickel silicide requires less Si than other refractory metals, such as Ti or Co. Nickel silicide also exhibits almost no line width dependence on sheet resistance. Advantageously, nickel silicide is normally annealed in a one step process, rather than the more complex process required in TiSi
2
and CoSi
2
salicide technology. Finally, nickel silicide exhibits lower film stress, i.e., causes less wafer distortion than conventional Ti or Co silicides.
SUMMARY OF THE INVENTION
An object of this invention is to provide for the formation of a self-aligned metal silicide on the gate, source and drain electrodes without deterioration of the high-K dielectric of the gate electrode. Another object is to provide for a nickel-silicide on a gate electrode including a high-K dielectric. A further object is to provide for a nickel silicide layer on the gate electrode being included a high-K dielectric material. Other objects, features and advantages of this invention will become apparent upon reading the following detailed description and referring to the accompanying drawing.


REFERENCES:
patent: 5153145 (1992-10-01), Lee et al.
patent: 5744395 (1998-04-01), Shue et al.
patent: 5747373 (1998-05-01), Yu
patent: 5843820 (1998-12-01), Lu
patent: 5851890 (1998-12-01), Tsai et al.
patent: 5866473 (1999-02-01), Xiang et al.
patent: 5904517 (1999-05-01), Gardner et al.
patent: 5960270 (1999-09-01), Misra et al.
patent: 5963818 (1999-10-01), Kao et al.
patent: 5972804 (1999-10-01), Tobin et al.
patent: 5973372 (1999-10-01), Omid-Zohoor et al.
patent: 6001738 (1999-12-01), Lin et al.
patent: 6004878 (1999-12-01), Thomas et al.
patent: 6008095 (1999-12-01), Gardner et al.
patent: 6017823 (2000-01-01), Shishiguchi et al.
patent: 6025267 (2000-02-01), Pey et al.
patent: 6027961 (2000-02-01), Maiti et al.
patent: 6051470 (2000-04-01), An et al.
patent: 6063698 (2000-05-01), Tseng et al.
patent: 6107667 (2000-08-01), An et al.
patent: 6153477 (2000-11-01), Gardner et al.
patent: 6194748 (2001-02-01), Yu
patent: 6255703 (2001-07-01), Hause et al.
patent: 6327443 (2001-12-01), Sckiguchi
patent: 6362095 (2002-03-01), Woo et al.
patent: 05218410 (1992-01-01), None

Affiliated with

Also associated with

Rating

Silicide process using high K-dielectrics does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Silicide process using high K-dielectrics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Silicide process using high K-dielectrics will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3359792