Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-08-29
2004-11-16
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S585000, C438S586000
Reexamination Certificate
active
06818517
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to the field of semiconductor processing and particularly to the deposition of two or more layers on a substrate in situ.
BACKGROUND OF THE INVENTION
Thermal SiO
2
and SiON cannot meet gate dielectric leakage current requirements at the 65 nm or 45 nm technology node and beyond. As a result, replacement dielectric materials are necessary. An important group of candidate materials are Hf based oxides such as HfO
2
, HfAl
x
O
y
, HfSiO and HfSiON. Hafnium oxide (HfO
2
) can be deposited very well by atomic layer deposition (ALD) from HfCl
4
and H
2
O at about 300° C. and is found to have good high-temperature stability and low leakage currents. However, HfO
2
exhibits a high diffusion coefficient for oxygen and when a polysilicon layer is deposited by CVD at 620° C. directly on top of the HfO
2
layer, electrically shorted devices are often obtained.
The addition of silicon and nitrogen to a HfO
2
based gate stack can enhance the properties of the gate stack. One possible way to add silicon and nitrogen to a HfO
2
based gate stack is to combine HfO
2
deposition with Si
3
N
4
deposition. This can be achieved simply by combining the HfO
2
deposition process with a silicon nitride deposition process. For example, formation of a high-k gate dielectric stack can comprise a single deposition of HfO
2
followed by a single deposition of a thin silicon nitride layer. Preferably the HfO
2
deposition is preceded by the formation of a silicon oxide or silicon oxynitride interface layer about 0.3 to about 1.5 nm thick. This interface layer can be a chemical oxide, a thermally grown oxide or oxynitride or a film grown using excited species from a plasma. Alternatively, an interface oxide can be formed by oxidation after deposition of the high-k film.
The high-k gate dielectric stack can comprise a more advanced sequence of alternating depositions. Examples include Si
3
N
4
-HfO
2
-Si
3
N
4
, HfO
2
-Si
3
N
4
-HfO
2
-Si
3
N
4
-HfO
2
-Si
3
N
4
-HfO
2
-Si
3
N
4
.
Although the ALD technique is perfectly suited for the deposition of HfO
2
films, the deposition of silicon nitride by ALD has been problematic due to the lack of suitable source materials. It is difficult to avoid the incorporation of large amounts of carbon in the deposition of nitride films by ALD. Therefore, a remote plasma enhanced CVD (RPECVD) process has been used to deposit the silicon nitride film in high-k dielectric stacks. In a typical process, SiH
4
is used as the silicon source gas and N* radicals are generated in a remote plasma chamber. The deposition is carried out at a substrate temperature of about 650° C. See, for example, U.S. Pat. No. 6,534,900, issued Apr. 8, 2003, incorporated herein by reference in its entirety.
To deposit a high-k dielectric stack, the HfO
2
film is deposited in an ALD reaction chamber, operated at a temperature optimized for the ALD process, for example about 300° C., and the silicon nitride process is deposited in a separate RPECVD chamber operated at a temperature of about 650° C. When a stack of alternating HfO
2
and silicon nitride films is deposited, it is necessary to transport the substrate back and forth between the two reaction chambers, which is time consuming and increases the risk of wafer contamination or other detrimental effects.
SUMMARY OF THE INVENTION
In accordance with one aspect of the invention, a method is provided for forming a gate dielectric stack on a semiconductor substrate in situ. The method includes loading the substrate into a reaction chamber. A high-k dielectric layer comprising metal oxide is deposited onto the substrate within the chamber by atomic layer deposition (ALD). A silicon nitride layer is deposited onto the substrate in the same chamber under substantially isothermal conditions with the ALD process. Preferably the silicon nitride layer is deposited by a chemical vapor deposition (CVD) process, more preferably by remote plasma enhanced chemical vapor deposition (RPECVD).
In some embodiments the silicon nitride layer is deposited over the high-k metal oxide. In other embodiments, the silicon nitride layer is deposited prior to deposition of the high-k metal oxide.
The substantially isothermal conditions preferably comprise temperatures that differ by less than about 50° C. In one embodiment, the ALD process and the RPECVD process are carried out at temperatures from about 250° C. and about 400° C. In a particular embodiment both processes are carried out at a temperature from about 295° C. to about 305° C.
The metal oxide is preferably selected from the group consisting of oxides of oxides of Li, Be, Mg, Ca, Sr, Sc, Y, Zr, Hf, Al, La, Ce, Pr, Nd, Sm, Eu, Gd, Th, Dy, Ho, Er, Tm, Yb, Lu and mixtures thereof, including mixtures comprising Si. Particularly preferred oxides include HfO
2
, HfSiO
z
, ZrO
2
and ZrSiO
z
, wherein z is preferably 4. The silicon nitride preferably comprises Si
3
N
4
.
In accordance with another aspect of the invention, a process is provided for forming a gate dielectric stack in an integrated transistor on a semiconductor substrate. One or more high-k dielectric dielectric layers are deposited on the semiconductor substrate in a processing chamber by an ALD process. Alternatingly with the one or more high-k dielectric oxide layers, one or more silicon nitride layers are deposited by an RPECVD process at substantially isothermal conditions without removing the substrate from the processing chamber.
In another aspect, the invention provides a method of depositing two or more layers on a substrate in situ by depositing a first layer on a substrate in a reaction chamber by an ALD process and depositing a second layer on the substrate in the reaction chamber by an RPECVD process. Preferably the ALD and RPECVD processes are conducted under substantially isothermal conditions.
REFERENCES:
patent: 4058430 (1977-11-01), Suntola et al.
patent: 4420385 (1983-12-01), Hartsough
patent: 4560590 (1985-12-01), Bok
patent: 4798165 (1989-01-01), deBoer et al.
patent: 4840921 (1989-06-01), Matsumoto
patent: 4931132 (1990-06-01), Aspnes et al.
patent: 5166092 (1992-11-01), Mochizuki et al.
patent: 5374570 (1994-12-01), Nasu et al.
patent: 5420072 (1995-05-01), Fiordalice et al.
patent: 5443647 (1995-08-01), Aucoin et al.
patent: 5711811 (1998-01-01), Suntola et al.
patent: 5772770 (1998-06-01), Suda et al.
patent: 5788425 (1998-08-01), Skow et al.
patent: 5841490 (1998-11-01), Matsuo
patent: 5851849 (1998-12-01), Comizzoli et al.
patent: 5879459 (1999-03-01), Gadgil et al.
patent: 5905548 (1999-05-01), Shimada
patent: 5998236 (1999-12-01), Roeder et al.
patent: 6008083 (1999-12-01), Brabazon et al.
patent: 6124158 (2000-09-01), Dautartas et al.
patent: 6144060 (2000-11-01), Park et al.
patent: 6313047 (2001-11-01), Hasebe et al.
patent: 6358829 (2002-03-01), Yoon et al.
patent: 6369430 (2002-04-01), Adetutu et al.
patent: 6492283 (2002-12-01), Raaijmakers et al.
patent: 6544900 (2003-04-01), Raaijmakers et al.
patent: 6551399 (2003-04-01), Sneh et al.
patent: 6592942 (2003-07-01), Van Wijck
patent: 6638863 (2003-10-01), Wang et al.
patent: 6660622 (2003-12-01), Chen et al.
patent: 6674138 (2004-01-01), Halliyal et al.
patent: 6743681 (2004-06-01), Bhattacharyya
patent: 6750126 (2004-06-01), Visokay et al.
patent: 0 308 946 (1989-03-01), None
patent: 340113 (1989-11-01), None
patent: 1 167 567 (2002-01-01), None
patent: WO 96/17969 (1996-06-01), None
patent: WO 96/17973 (1996-06-01), None
patent: WO 98/01890 (1998-01-01), None
patent: WO 99/28527 (1999-06-01), None
Ritala, et. al., “Effects of intermediate zinc pulses on properties of TiN and NbN films deposited by atomic layer epitaxy, ” Applied Surface Science, vol. 120, pp. 199-212, Elsevier Science B.V., Jul. 22, 1997.
Kukli, et al., “In situ study of atomic layer epitaxy growth of tantalum oxide thin films from Ta(OC2H5)5 and H20,” Applied Surface Science, vol. 112, pp. 236-242, Elsevier Science B.V. 1997.
Ritala and Leskela, “Zirconium dioxide thin films deposited by ALE using zirconium tetrachloride as a precursor,” Applied Surfac
ASM International N.V.
Knobbe Martens Olson & Bear LLP
Lindsay Jr. Walter L.
Niebling John F.
LandOfFree
Methods of depositing two or more layers on a substrate in situ does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of depositing two or more layers on a substrate in situ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of depositing two or more layers on a substrate in situ will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3358758